

# The intertwined features of trap charges and surface mobility in the MOS and MOSFET Devices fabricated on elemental Silicon and compound semiconductors such as Silicon Carbide and Gallium Nitride

Dr. Ravi Kumar Chanana

Self-Employed Independent Researcher, Greater Noida, India.

Corresponding author: Dr. Ravi Kumar Chanana

**Abstract:** 4H-SiC and GaN (0001) oriented surfaces compare to the Si (111) surface in terms of planar density of atoms, therefore the charge densities in MOS devices fabricated on these surfaces can be compared. The positive charge and deep “Border” trap densities in the MOS devices on 4H-SiC (0001) surface and the Si(111) surfaces correlate to each other with the charge and trap density in the 4H-SiC MOS devices being three times those in the Si MOS devices at  $12 \times 10^{11}/\text{cm}^2$  in the wet oxidised/wet re-oxidised/Ar annealed sample. The  $N_f$  values in the p-type and n-type devices on Si-face of 4H-SiC create a window of  $36 \times 10^{11}/\text{cm}^2$  as the charge density. Moving the window to the left through processing increases the leakage current and lowers the oxide breakdown field. Moving the window to the right increases the density of near interface traps (NITs) that reduces the surface mobility of the n-channel MOSFET. A high value of interface trap density implies a higher density of carbon atoms at the SiC/SiO<sub>2</sub> interface. The window of  $\Delta N_f$  could be related to the density of  $P_{bc}$  centres on 4H-SiC which is found to be  $30\text{-}40 \times 10^{11}/\text{cm}^2$ . One-third of the window represents density of  $E'$  centres near the SiO<sub>2</sub>/Si(111) interface at  $12 \times 10^{11}/\text{cm}^2$  because of absence of carbon and indicates better interface abruptness. The surface mobility in MOSFETs formed on SiC and GaN are dominated by Coulomb scattering when the mobility is shown to be inversely proportional to the total interface and near interface trap densities at room temperature. This relation gives a surface field effect mobility of electrons on n-channel 4H-SiC MOSFETs to be about  $45 \text{ cm}^2/\text{V-s}$  with the oxide having a high breakdown field of  $7.8 \text{ MV/cm}$  with charges. This mobility is observed experimentally on 4H-SiC MOSFETs having NO annealed oxides. A higher mobility on n-channel MOSFETs fabricated on (1120) surface has a lower oxide breakdown of about  $5 \text{ MV/cm}$  due to the presence of high density of positive fixed charges in the p-type MOS devices. The MOSFETs on GaN surface is expected to have a similar behaviour as on 4H-SiC giving low mobility of about  $45 \text{ cm}^2/\text{V-s}$  as the trap densities are of the same order of low  $10^{12}/\text{cm}^2 \text{ eV}$ .

**Keywords:** MOS Devices, Si, 4H-SiC, 2H-GaN, Donor and Acceptor traps, surface mobility, Oxide breakdown

Date of Submission: 10-10-2019

Date of acceptance: 25-10-2019

## I. Introduction

An energy barrier between two dissimilar materials forms the founding concept for a diode and therefore of the entire field of Electronics. The “coherer” in the early days of radio telegraphy was one of the first diode device used by Hughes and Branly, followed by the mercury coherer detector devised by Bose in 1899 [1]. The coherer can be modelled as a diode in series with a capacitor having one end grounded. This circuit works as a peak-detector. A brief write-up of the making of a Si MOSFET is the way the author wishes to introduce this article. After the Vacuum tube triode invented in 1907 by De Forest and perfected by 1912-13, J.E. Lilienfeld from Germany came to USA as a physicist and electrical engineer and first patented the solid-state Field Effect Transistor (FET) in Canada in 1925 and then in USA in 1926 and 1928. But practically, the FET did not work. Oskar Heil also had a similar device with a British patent in 1935. Lilienfeld however, was able to make an electrolytic capacitor successfully in 1931, the design of which is still used. A team of Shockley, Bardeen and Brattain started work on the MOSFET. When the FET did not work, Bardeen pointed out that the presence of “surface states” is preventing the voltage signal to control the charge at the semiconductor surface. This was 1946. The team then in December 1947 successfully made a point-contact transistor on a piece of Germanium semiconductor when Brattain devised a double point gold contact. This was a p-n-p Bipolar Junction Transistor (BJT). It worked as a common-base voltage amplifier. Since the surface state problem was overcome by oxidising the semiconductor surface, the BJT was modified further to make a Si MOSFET in 1960 by Kahng and Atalla. It took 35 years for some dedicated, talented and learned scientists and engineers to come up with the device. Some of the concepts involved are: surface states, Fermi-level pinning,

metal-semiconductor contacts, passivation of surface states, bipolar and unipolar conduction etc. It can take a long time for a newcomer to fully understand the making and working of the BJT and MOSFET devices, which is really a game of ‘charge control’. The device evolved into integrated circuits and systems. There are myriads of integrated electronic systems developed since the invention of the transistor. A computer is one such system. Research in many data intensive research areas or areas involving long computation times, which were not possible earlier without a computer, are now possible, such as weather prediction or studies in the fields of Genetics, Bioinformatics and Biotechnology and in the fields of security and management. Electronic Voting Machine in India is a microprocessor based integrated system that eased the burden of monitoring and counting votes during political elections. The technology has made life easier. Today, one interacts with another far away on the other side of the globe, or communicates from far away distances in Space with ease. . It is 2019 now, and in 59 years since the invention of the MOSFET in 1960, so much of hardware and software has developed!

This article in the beginning determines the planar density of atoms on the Si (111) surface and the hexagonal planes of 4H-SiC and 2H-GaN (0001) surface and shows that they are nearly equal, and therefore the charge densities on MOS devices in Si (111) are comparable to those in MOS devices on 4H-SiC and 2H-GaN having (0001) orientation for similar processing temperatures. The article further brings out limits to the surface field effect electron mobility in n-channel MOSFETs on 4H-SiC and 2H-GaN compound semiconductors. It also shows a more clear correlation of the positive fixed charge and border trap densities in Si/SiO<sub>2</sub> and 4H-SiC/SiO<sub>2</sub> systems again, by summarising the analysis in a Table. The article finally provides evidence to show that removing carbon reduces negative charges and adding oxygen adds negative acceptor states making the D<sub>it</sub> distribution with energy in the band gap asymmetric [2-4].

## II. Theory

Silicon has a diamond lattice structure that belongs to cubic crystal family. It can be seen as two interpenetrating face-centred-cubic (fcc) sub-lattices with one sub-lattice displaced from the other by one quarter of a distance along a diagonal of a cube, that is, a displacement of a  $\sqrt{3}/4$  [5]. The planar density (PD) of atoms on the Si (100) and Si (110) and Si (111) surface can be calculated by knowing the number of atoms on the plane and dividing by the area of the plane. The lattice constant for Si is 0.543 nm denoted by ‘a’. The number of atoms on the three faces are 2 on each face, and the areas of the planes are  $a^2$ ,  $a\sqrt{2}a$ , and  $\{(1/2) \times (\sqrt{2}a) \times ((\sqrt{2}a (\sqrt{3}/2)) = a^2\sqrt{3}/2)\}$ , giving PDs tabulated below in Table I. The area of a hexagonal plane is given by 2 times the area of a trapezoid having two parallel sides as ‘a’ and ‘2a’ and a height of  $(a\sqrt{3}/2)$ . This equals  $(3\sqrt{3}/2) a^2$ . PD for the hexagonal closely packed (hcp) crystal plane of 6H-SiC or 4H-SiC having (0001) surface orientation and GaN having (0001) surface is therefore given as below in Table I. ‘a’ for 4H-SiC is 0.3073 nm and for GaN is 0.3186 nm. The number of atoms in the 4H-SiC (1120) plane or a-face is 5/3, and the area of the plane is ‘a’ x ‘c’, where a = 0.3073 nm and c = 1.0053 nm for the 4H-SiC polytype. It can be observed that the density of atoms on 4H-SiC (0001) and GaN (0001) face is nearly the same as on Si (111) face. The comparison of N<sub>f</sub> values in oxides on 4H-SiC and GaN MOS devices should therefore be made with those in oxides grown on Si (111) face. The PD on a clean semiconductor surface represents P<sub>b</sub> centres which act as surface recombination centres. These states on Si surface reduce to 10<sup>11</sup>-10<sup>12</sup>/cm<sup>2</sup> after oxidation [6, 7].

**Table I.** Planar density of atoms on the Si cubic faces and on SiC and GaN (0001) hcp faces.

Si(100) (x 10 <sup>14</sup> /cm <sup>2</sup> )	Si(111) (x 10 <sup>14</sup> /cm <sup>2</sup> )	6H-or 4H- SiC (0001) hcp plane (x 10 <sup>14</sup> /cm <sup>2</sup> )	4H-SiC (1120) hcp plane (x 10 <sup>14</sup> /cm <sup>2</sup> )	GaN (0001) hcp plane (x10 <sup>14</sup> /cm <sup>2</sup> )	Ratio of PD Si(111) / Si(100)	Ratio of PD of 4H-SiC (0001) / Si(111)	Ratio of PD of 4H-SiC (0001) / Si(100)	Ratio of PD of GaN (0001)/ Si (111)
6.7	7.8	8.1	5.4	7.6	1.16	1.04	1.21	0.97

The electrically inactive fixed charges and the three types of interface traps existing in the SiC/SiO<sub>2</sub> system are distinguished. They are tabulated below in Table II. One is at the interface only, and arises from the so-called P<sub>b</sub> centres or P<sub>bc</sub> centres [8]. A P<sub>b</sub> centre is Si atom connected to three Si atoms at the interface with one dangling bond or a dangling bond on the second Si atom connected to the Si atom below it. These are known as P<sub>b0</sub> and P<sub>b1</sub> in the Si Science and Technology where their density is about 10<sup>12</sup>/cm<sup>2</sup> to 10<sup>13</sup>/cm<sup>2</sup> on the p-Si (111) surface [9]. The density of P<sub>b1</sub> is less than the density of P<sub>b0</sub>. The P<sub>b0</sub> centre on Si (111) is just denoted as P<sub>b</sub> centre [8]. The P<sub>bc</sub> centres are carbon-dangling bonds on the 4H-SiC surface. Their density is found to be 3-4 x 10<sup>12</sup>/cm<sup>2</sup> [10]. Similar to P<sub>bc</sub>, there should be P<sub>bN</sub> centres of Nitrogen dangling bonds on the 2H-GaN surface having the expected density to be same as in 4H-SiC at 3-4 x 10<sup>12</sup>/cm<sup>2</sup>. The Si/SiO<sub>2</sub> system has only P<sub>b</sub> centres but the SiC/SiO<sub>2</sub> system has both P<sub>b</sub> and P<sub>bc</sub> centres due to Si and C dangling bonds. They can acquire a positive or negative charge and are therefore amphoteric. There is another type of interface traps in the SiC/SiO<sub>2</sub> system that arise due to sp<sup>2</sup>-bonded carbon clusters and graphite-like carbon [11]. These are mainly donor states or hole traps in the lower half of the SiC bandgap with the intrinsic Fermi level shown to be at E<sub>c</sub>-

0.97 eV in 4H-SiC due to intrinsic defect density of  $1.1 \times 10^{14}/\text{cm}^3$  [12-13]. Being donor states, they are neutral when occupied with electrons and become positive upon donating an electron or capturing a hole. These add positive charges to p-type MOS device when the Fermi level is near the VB and when the donor states are empty and therefore positively charged. Donor states due to  $\text{sp}^2$  bonded carbon and graphite like carbon are reduced in number because they are oxidised in oxygen ambient. High temperature inert anneal in  $\text{N}_2$  or Ar gas has high density of donor states and low temperature inert anneal has low density of donor states, so  $N_f$  is accordingly higher or lower due to inert anneals [14-16]. The small upper half of the 4H-SiC bandgap of 0.97 eV above the intrinsic Fermi level also has acceptor states coming from  $\text{sp}^2$  bonded carbon and graphite like carbon that have been shown to be passivated by NO annealing and add to the traps near VB after being passivated with N [4]. The acceptor states are negative when occupied and neutral when empty. The donor states occupy almost two-thirds of the 4H-SiC bandgap below the intrinsic Fermi level are much larger in density with the  $\text{sp}^2$  bonded carbon states starting from  $E_v + 1.4$  eV [11]. The above two types of interface traps are represented as  $D_{it}$ . The contribution to  $D_{it}$  from the  $P_b$  centres is not observed in Si-face of 4H-SiC/SiO<sub>2</sub> system by Afanasev et al. [11]. However, after wet re-oxidation [17], the donor states are reduced and acceptor states are increased as observed in Fig. 2 of the report by Williams et al. [4] making the  $D_{it}$  distribution asymmetric after re-oxidation. The third type of traps at the SiC/SiO<sub>2</sub> interface are called “border” traps, which are present in the oxide within about 3 nm of the interface and can exchange charge with the Si or SiC CB [18-19]. These are represented as  $D_{bt}$  or  $D_{NIT}$ . It is difficult to distinguish between the three types of traps by electrical characterisation methods except the fact that border traps are dominant at low frequencies of less than 100 Hz [20-21]. It is to be noted that  $D_{it}$  at  $E_c - 0.2$  eV is not necessarily the same as  $D_{NIT}$  near CB of the semiconductor unless  $D_{it}$  is passivated substantially. In the as oxidised dry or wet oxide on Si-face of 4H-SiC having (0001) orientation, the  $D_{it}$  at  $E_c - 0.2$  eV is at  $24 \times 10^{11}/\text{cm}^2\text{eV}$  with Ar annealing gas containing small parts of oxygen [3-4]. Wet re-oxidation at 950°C for 3 hrs has shown to reduce the donor states and increase the acceptor states as mentioned earlier [4]. Similar to 4H-SiC, the intrinsic Fermi level in GaN is shown to be at  $E_c - 0.95\text{eV}$  with the intrinsic defect density of  $2.7 \times 10^{15}/\text{cm}^3$  [12-13]. The upper half of the bandgap above the intrinsic Fermi level has acceptor states and the lower half of the bandgap below the intrinsic Fermi level has donor states which forms 72% of the bandgap. The different interface traps are also shown in a schematic diagram of the density of interface traps as a function of trap energy in Fig. 1 of the study by Krieger et al. [22]. The figure also shows the energy-band diagram of a SiO<sub>2</sub>/4H-SiC MOS structure indicating the energetic and spatial position of carbon related interface traps and near interface traps (NITs). Knaup et al. [23] performed a density functional study on NITs and identified Si interstitials and carbon dimmers as the source of NITs. The electrically active interface traps at the Si/SiO<sub>2</sub> and 4H-SiC/SiO<sub>2</sub> interfaces, as well as the electrically inactive fixed charges in the SiO<sub>2</sub> are tabulated below in Table II and is also described in the author’s earlier study [2]. They are described again in this article to make the article independent and also include the facts about GaN/SiO<sub>2</sub> system.

**Table II.** Electrically active interface states and inactive fixed charges in Si and SiC MOS devices

Semiconductor	Electrically active interface states that exchange charge with CB or VB			Electrically inactive fixed charges in the oxide that do not exchange charge with CB or VB
Si (111)	$P_b$		Donor type border traps near CB, Si-O-O-O	Si-O
4H-SiC-Si-(0001)	$P_{b0}, P_{b1}, P_{bc}$	$\text{sp}^2$ -bonded carbon and graphite	Acceptor type border traps near CB, Si-C-O-O	Si-C-O

In MOS devices on semiconductors such as Si and SiC and GaN, the upper half of the bandgap has acceptor type interface states and the lower half has donor type of interface states [24-25]. Oxidised Si (111) has shown donor type interface states in the upper half of the bandgap also [26]. Donor states at the semiconductor/insulator interface are neutral when filled with electrons and become positive after donating electrons (empty) or capturing holes. In the p-type MOS device, the Fermi level is close to the VB. The donor states are empty and are therefore positive. They can represent positive charge in the p-type MOS device coming from donor states. Acceptor states at the semiconductor/insulator interface are negative when filled with electrons and become neutral after donating the electrons (empty). In the n-type MOS device, the Fermi level is close to the CB. The acceptor states are filled and are therefore negative. They can represent negative charge in the n-type MOS device coming from acceptor states. Fixed charges in MOS devices could be positive or negative. They do not exchange charge with the CB. In Si, they can come from Si-O bonded excess Si and are usually positive only due to incomplete oxidation. In SiC, they can come from Si-C-O bonded excess Si or C and O. Excess Si will give positive charges, such as in p-MOS device on 4H-SiC-Si-face [17, 27-28] and excess C will give negative charges in MOS device, such as in C-face of 4H-SiC [29]. The observed low-field

leakage current in this device of  $10^{-8}$  A/cm<sup>2</sup> is more than the oxide displacement current of  $5 \times 10^{-9}$  A/cm<sup>2</sup> indicating the absence of NITs and presence of bulk defects due to carbon [29-31]. Absence of NITs on the C-face of 4H-SiC results in large field effect (FE) surface mobility of about 90-118 cm<sup>2</sup>/V-s which increases to 80-127 cm<sup>2</sup>/V-s after H<sub>2</sub> POA [32] but has a low oxide breakdown of about 5 MV/cm due to large number of negative fixed charges and bulk defects mainly due to excess carbon [29]. After NO annealing, the FE mobility in n-channel MOSFETs on the c-face of 4H-SiC is identical to that on Si-face at about 35 cm<sup>2</sup>/V-s [33].

The Current-Voltage and low frequency (less than 0.5 Hz) and high frequency (1 MHz) Capacitance-Voltage traces in a MOS device are interrelated [30]. The oxide breakdown field is obtained from the high field FN tunnelling current-voltage curve. The oxide is said to be in breakdown condition when the current density reaches  $10^{-4}$  A/cm<sup>2</sup> in thick oxides of tens of nanometres. The oxide voltage is corrected by the flat band voltage, and the flat band voltage is obtained from the high frequency C-V trace [34-35]. The breakdown field is obtained from the slope constant B, of the high-field I-V trace and needs to be corrected by the amount of charges in the oxide represented by the flat band voltage. This is the first interrelation. The low voltage leakage current density in the MOS device reduces below the displacement current in the oxide because of trapping electrons in the NITs at the CB edge. The observed low current density can provide the capacitance of NITs at 300K [30]. The capacitance can give the density of the traps at 300K, which can be further extrapolated to 10K temperature by lowering the average electron energy and thus coming closer to the CB edge. Thus the distribution of the  $D_{\text{NIT}}$  in sub-0.026 eV from the accumulated CB edge can be obtained. Here, the leakage current is related to the low frequency C-V trace. This is the second interrelation. The oxide breakdown and the  $D_{\text{NIT}}$  can be found on MIS devices fabricated on simple and compound semiconductors like Si, SiC and GaN [30-31]. There is a limitation imposed for the design of a high mobility n-channel MOSFET on simple and compound semiconductors such as Si, SiC and GaN. Reducing NITs near the CB increases leakage current and lowers oxide breakdown strength by increasing the FN tunnelling current. The switching states (NITs) convert to fixed states (fixed oxide charges) due to either processing with O, N, H or by forming gate stacks such as SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. The fixed charges are positive charges for the p-substrate MOS that increases the cathode field for electron tunnelling in the n-channel MOSFET, thereby increasing the current and lowering the breakdown field. The fixed charges are negative charges for the n-substrate MOS that increases the anode field for hole tunnelling in the p-channel MOSFET, thereby increasing the current and lowering the breakdown field [2, 31, 36]. The positive charge and deep "Border" trap densities in the MOS devices on the two surfaces of Si (111) and 4H-SiC-Si-face having (0001) orientation correlate to each other with the charge and trap density in the 4H-SiC MOS devices being three times those in the Si MOS devices at  $12 \times 10^{11}$ /cm<sup>2</sup> in the wet oxidised/wet re-oxidised/Ar annealed sample [2].

### III. Results and Discussion

It is observed that the dry oxidation of n-type Si-face 4H-SiC or 6H-SiC surfaces followed by inert anneal in pure Ar gives a high density of sp<sup>2</sup> bonded carbon and graphite-like states at the oxide/SiC interface that is shown as negative acceptor states giving high negative fixed charge density due to the deep traps. A  $10^{20}$ /cm<sup>3</sup> carbon is detected [3]. It has been pointed out that acceptor states show up as negative fixed oxide charges in the n-type MOS device with the Fermi level close to the CB and all the states below the Fermi level being occupied with electrons. Annealing the pure Ar annealed device in low partial pressure of O<sub>2</sub> (0.001% O<sub>2</sub>) at 1500°C for 1 minute removes a lot of the carbon to  $10^{18}$ /cm<sup>3</sup> level thereby reducing the acceptor states or the negative charges in the n-MOS device [3]. Surface carbon density now becomes  $2 \times 10^{11}$ /cm<sup>2</sup> for a 2nm interface. The 1MHz high frequency C-V curve shifts left because of removal of carbon. Some positive charge remains which is due to Si-C-O bonded excess Si in the MOS device. These charges are electrically inactive and the  $N_f$  obtained is  $12 \times 10^{11}$ /cm<sup>2</sup> [3]. Similar observation is made on the MOS device on Si-face of 6H-SiC by Tyagi et al. [37], although 6H-SiC MOS device has less acceptor states near CB. The above analysis deals with removal of carbon to remove negative charges or indirectly add positive charges, shifting the C-V curves to the left. Now, consider the case of wet oxidation to fabricate an n-type MOS device [17]. After wet oxidation followed by inert anneal in Ar, the sp<sup>2</sup> bonded carbon states are present giving negative  $N_f$  value of  $-12 \times 10^{11}$ /cm<sup>2</sup>. When this oxide is wet re-oxidised at low temperature of 950°C for 3 hrs, the Si-C-O-O acceptor states having a density of  $12 \times 10^{11}$ /cm<sup>2</sup> are formed along with the present sp<sup>2</sup> bonded acceptor states and the total acceptor trap density increases to  $24 \times 10^{11}$ /cm<sup>2</sup> giving negative  $N_f$  of  $-24 \times 10^{11}$ /cm<sup>2</sup> in the n-type MOS device [4, 17]. Consider the wet oxidation of p-type MOS device. Wet oxidation of the 4H-SiC surface at 1100°C followed by inert Ar anneal forming a p-type MOS device [17] results in  $N_f$  of  $24 \times 10^{11}$ /cm<sup>2</sup>. The donor states density of  $12 \times 10^{11}$ /cm<sup>2</sup> come from the sp<sup>2</sup> bonded carbon and electrically inactive positive charge density of  $12 \times 10^{11}$ /cm<sup>2</sup> come from Si-C-O bonds. After wet re-oxidation at 950°C for 3 hrs,  $12 \times 10^{11}$ /cm<sup>2</sup> positive charge density coming from the formation of E' centres remain, and the fixed oxide charges from the Si-C-O bonds become negligibly small in density. NO annealing at 1150°C for 2 hrs causes some fresh oxidation of the interface increasing the oxide thickness at the rate of about 2nm/hr. N replaces O and adds a

positive charge as it has one less electron as compared to oxygen. Therefore, the positive charge density in the p-type MOS device doubles and the E' centres which originally had an unpaired electron becomes neutral with the addition of 1N in place of 1O. The  $D_{NIT}$  after NO annealing is determined to be  $24 \times 10^{11}/\text{cm}^2$  [36], implying that the fresh oxidation due to NO is increasing the density of E' centres representing  $D_{NIT}$  and also making it neutral due to addition of 1N in place of 1O. The  $\text{sp}^2$  bonded carbon trap states at the interface go to the VB edge after bonding with Nitrogen [4]. A Electrically Detected Magnetic Resonance (EDMR) study recently concluded that the interface disorder is higher after NO anneal and hence the interface abruptness will also be worse than before NO annealing [38]. The above analysis is summarised in the Table III below.

**Table III.** Processing effects on the wet oxidised 4H-SiC Si-face (0001) oriented surface [4, 17, 36].

Device type	$N_f$ in p-type MOS ( $\times 10^{11}/\text{cm}^2$ )	$N_f$ in n-type MOS ( $\times 10^{11}/\text{cm}^2$ )	$\Delta N_f$ window between the p- and n-type MOS devices ( $\times 10^{11}/\text{cm}^2$ )
High temperature (1100°C) wet oxidation followed by Ar inert anneal	24 (12 from $\text{sp}^2$ bonded carbon donor traps + 12 from Si-C-O bonded fixed charges. Donor states are neutral in n-type device.	-12 from $\text{sp}^2$ bonded carbon acceptor traps	36 which appears to be related to $P_{bc}$ density in 4H-SiC
Wet re-oxidation at 950°C for 3 hrs	12 (positive charges from (Si-C-O-O) E' centres + reduced negligible Si-C-O bonded fixed charges	-12 from $\text{sp}^2$ bonded carbon acceptor traps plus -12 (Si-C-O-O) E' acceptor centres giving a total of -24. Acceptor states are neutral in p-type device.	36 which appears to be related to $P_{bc}$ density in 4H-SiC
After NO annealing at 1150°C for 2 hrs causing fresh oxidation at the interface	N replaces O to add a positive charge doubling the density of positive charges	N doubles the density of E' centres and makes them neutral, and $\text{sp}^2$ bonded acceptor states are passivated with N to form states near the VB.	

A high temperature dry oxidation at 1150°C with inert Ar anneal gives the same  $N_f$  in the n-type MOS device as  $-12 \times 10^{11}/\text{cm}^2$  as calculated from the study of Dixit et al. on pre-irradiated dry oxide due to the formation of  $\text{sp}^2$  bonded carbon traps representing  $D_{it}$  [39]. The E' centres representing  $D_{NIT}$  are formed due to long time low temperature re-oxidation process. The  $\text{sp}^2$  bonded carbon will have 6 electrons including the sigma bond of a carbon dimer [23], and with  $2 \times 10^{11}/\text{cm}^2$  carbon at the 4H-SiC/SiO<sub>2</sub> interface, the total trap density becomes negative  $12 \times 10^{11}/\text{cm}^2$  in the n-type MOS device. This means that both wet and dry oxidation at 1100°C or 1150°C followed by Ar inert anneal gives  $D_{it}$  of  $12 \times 10^{11}/\text{cm}^2$  eV from  $\text{sp}^2$  bonded carbon at the interface, which shows as negative  $N_f$  in n-type MOS device on 4H-SiC. But after wet re-oxidation at 950°C for 3 hrs, E' centres and the associated positive charges are formed which represent  $12 \times 10^{11}/\text{cm}^2$  of border traps or  $D_{NIT}$ . It is to be noted that the  $\text{sp}^2$  bonded carbon dimmers and E' centres both are acceptor states giving a total of  $-24 \times 10^{11}/\text{cm}^2$  eV after wet re-oxidation at 950°C for 3 hrs.

It can be observed from the above analysis that the n-type and p-type MOS devices have  $12 \times 10^{11}/\text{cm}^2$  density of positive charges and  $12 \times 10^{11}/\text{cm}^2$  density of  $D_{NIT}$  or border traps. These charge densities are completely correlated to the charge densities in the Si/SiO<sub>2</sub> system [2]. It is found that the fixed positive charge density  $N_f$ , in n-type and p-type MOS devices on Si-face of 4H-SiC compound semiconductor having (0001) orientation is  $12 \times 10^{11}/\text{cm}^2$  and the border trap density of deep acceptor traps or density of near interface traps  $D_{NIT}$ , is also  $12 \times 10^{11}/\text{cm}^2$  eV after wet re-oxidation at 950°C for 3 hrs of the dry or wet grown thermal oxide [36]. These charge and trap densities are correlated to the charge and trap densities in the Si/SiO<sub>2</sub> system under similar processing conditions such as the final temperature of 950°C or 920°C. Carbon, having two less electrons compared to oxygen, adds positive charge to the Si-C-O bonded molecules, making the increase in densities three times in 4H-SiC/SiO<sub>2</sub> MOS devices. The positive charge density have been found to be  $4 \times 10^{11}/\text{cm}^2$  for the dry or wet oxide on n-or p-type MOS devices on Si (111) surface and fast pulled out from the wet oxidising ambient [2, 6], and the lower bound on the border trap density in the Si MOS devices is found to be  $\sim 3 \times 10^{11}/\text{cm}^2$  eV that contribute to the electrical response in the irradiated Si MOS devices [18-19]. These densities are three times less than those in the 4H-SiC/SiO<sub>2</sub> system due to the absence of carbon, completely correlating the charges in the two systems. It can also be observed that low temperature wet re-oxidation shifts the  $N_f$  window to the right causing positive charge density to reduce to  $12 \times 10^{11}/\text{cm}^2$  from  $24 \times 10^{11}/\text{cm}^2$ . These charges double after NO annealing and so without wet re-oxidation, the positive charge density will double to  $48 \times 10^{11}/\text{cm}^2$  after NO annealing. This will increase the leakage current and lower the oxide breakdown, but keep the surface mobility higher because  $D_{NIT}$  will not form because of absence of wet re-oxidation [2]. If the lower oxide breakdown is acceptable then re-oxidation is not required and NO annealing can be performed directly after high temperature oxidation and inert Ar anneal.

The author in his previous study describes a new method of finding the density of NITs ( $D_{NIT}$ ) [30] utilising the raw data of the author's reliable collaborative samples of n-and p-type MOS devices on 4H-SiC (0001) oriented Si surface where the oxide was NO annealed at 1150°C for 2 hrs after oxide growth at 1100°C in a wet ambient, followed by wet re-oxidation at 950°C for 3 hrs [4, 17, 30, 34]. The same method is now used to calculate the  $D_{NIT}$  on GaN MOS samples. Two studies have been chosen to provide the data for the calculation of  $D_{NIT}$  in GaN MOS devices. One is by Gaffey et al. [40] at Yale University and the other is by Bisi et al [41] at University of California at Santa Barbara. The first one uses a oxide/nitride/oxide of 24 nm equivalent oxide thickness (EOT) as the gate dielectric and the other uses  $Al_2O_3$  with an EOT of 25 nm. The MOS devices in both the studies show a low field leakage current density of  $1.0 \times 10^{-9}$  A/cm<sup>2</sup> with the n-type MOS devices in accumulation having positive voltage at the gate. This observed leakage current is about an order lower than the displacement current density in the oxide as given by equation (1) and shown in Table IV below for 24 nm and 25 nm thick oxides. This is indicative of the presence of NITs near CB of GaN as devised and calculated in the author's earlier study [30]. The displacement current density,  $J_{D,ox}$  for the thermal  $SiO_2$  having different thickness and for a slowly changing field, such as having a quasi-static voltage ramp rate of 0.1 V/s.

$$I = C \frac{dV}{dt} \quad (1)$$

$$J_{D,ox} = \frac{\epsilon_0 \epsilon_r}{d} (0.1)$$

$$\epsilon_0 = 8.854 \times 10^{-14} \text{ F/cm} \dots; \epsilon_r = 3.9 \dots; \epsilon_0 \epsilon_r = 34.53 \times 10^{-14} \text{ F/cm}$$

**Table IV.** Displacement current densities for different oxide thickness.

Oxide thickness (nm)	$J_{D,ox}$ (A/cm <sup>2</sup> ), ( $\times 10^{-8}$ )
5	6.9
8	4.3
8.5	4.1
10	3.45
20	1.7
25	1.38
40	0.86
45	0.76
70	0.49
80	0.43

The border trap density or  $D_{NIT}$  in GaN/ $SiO_2$  MOS device having EOT of 24 nm of oxide/nitride/oxide (ONO) gate dielectric grown by the Jet Vapor Deposition (JVD) method and annealed at 600°C in  $N_2$  for one hr [40], is calculated by the new method as below:

Low field leakage current density =  $10^{-9}$  A/cm<sup>2</sup>.

$$J_{D,ox} = (34.53 \times 10^{-14} \text{ (F/cm)} \times 0.1 / 24 \times 10^{-7} \text{ cm}) = 0.144 \times 10^{-7} \text{ A/cm}^2 = 14.4 \times 10^{-9} \text{ A/cm}^2.$$

$$1/C_{NIT} = 1/C_{eq} - 1/C_{ox}$$

$$C_{eq} = \text{Observed } J/(dV/dt) = 1 \times 10^{-9} \text{ (A/cm}^2)/0.1 \text{ V/s} = 1 \times 10^{-8} \text{ F/cm}^2$$

$$C_{ox} = J_{D,ox}/(dv/dt) = 14.4 \times 10^{-9} \text{ (A/cm}^2)/0.1 \text{ (V/s)} = 14.4 \times 10^{-8} \text{ F/cm}^2$$

$$1/C_{NIT} = (1) - (1/14.4) = 0.9305; C_{NIT} = 1.07 \times 10^{-8} \text{ F/cm}^2.$$

$$D_{NIT} = C_{NIT}/(qA(kT)) = 25.8 \times 10^{11}/\text{cm}^2 \text{ eV.}$$

$D_{NIT}$  for the MOS device having 25 nm EOT of  $Al_2O_3$  is also calculated to be  $25.8 \times 10^{11}/\text{cm}^2 \text{ eV}$ .

The above two devices had a maximum processing temperature of 600-700°C. The MOS device with ONO gate dielectric was annealed in  $N_2$  ambient for 1 hr at 600°C, and the MOS device with  $Al_2O_3$  gate dielectric had a MOCVD growth temperature of 700°C [40-41]. If the growth temperature of MOCVD deposited  $Al_2O_3$  is raised up to 1000°C, then more N is part of the higher  $D_{NIT}$  at  $40 \times 10^{11}/\text{cm}^2 \text{ eV}$  as shown by the change in the fixed charge density ( $N_f$ ) in Table II of the study by Liu et al. [42]. The accumulation to depletion sweep on the n-type MOS device includes charges trapped in ( $C_{it} + C_{NIT}$ ) and the depletion to accumulation sweep includes charges trapped in  $C_{it}$  only. Therefore, the difference in  $N_f$  gives the  $D_{NIT}$  in the sample [20-21]. The maximum  $D_{NIT}$  of about  $40 \times 10^{11}/\text{cm}^2 \text{ eV}$  inform about the density of dangling Nitrogen bonds at the (0001) surface of the 2H-GaN just as in 4H-SiC [2] and appears to be related to the three times larger bandgap of 4H-SiC (3.24eV) and 2H-GaN (3.4eV) as compared to Si having a bandgap of 1.12 eV and a corresponding maximum  $D_{NIT}$  ( $E'$  centres) of  $12 \times 10^{11}/\text{cm}^2 \text{ eV}$  [2, 30]. Apart from the electrically active  $D_{NIT}$ , the absolute value of  $N_f$  is positive for the oxide grown at higher temperature of say 1000°C, indicating that there is a large density of electrically inactive positive charges also in the deposited oxide.  $D_{NIT}$  obtained by the two C-V traces method utilised above for the devices with the maximum processing temperatures of 600-700°C

[40-41] is same as the  $D_{NIT}$  obtained by the low field leakage current method devised by the author [30], the calculation of which is shown above for the MOS device with  $ONO$  and  $Al_2O_3$  gate dielectrics [40-41]. The study by Liu et al. [42] presents the change in  $N_f$  in Table II of the reference [42]. The interface states are usually determined by the hysteresis in the high frequency (1MHz) C-V traces, but if the density of near interface traps is higher than the density of interface traps, then the hysteresis will determine the  $D_{NIT}$  as described above.

A brief discussion on the surface mobility is made next. The surface mobility in inverted Si or SiC MOSFET devices has been modelled for numerical simulation. It has many carrier scattering components, such as surface acoustic phonons, surface roughness, bulk mobility, Coulomb scattering, and high field mobility [43-47]. The bulk mobility is composed of impurity scattering and lattice scattering [48]. The formula for the inversion mobility is given by many research groups [43-47] as:

$$\mu_{inv} = \left[ \frac{1}{\mu_B} + \frac{1}{\mu_{ac}} + \frac{1}{\mu_{SR}} + \frac{1}{\mu_C} \right]^{-1} \quad (2)$$

where the scattering components are due to bulk, surface acoustic phonons, surface roughness and Coulomb scattering. The bulk mobility is given by the formula [48]:

$$\mu_B = \left[ \frac{1}{\mu_L} + \frac{1}{\mu_I} \right]^{-1} \quad (3)$$

where the two scattering components are due to lattice and impurity scattering. The above formula is developed based on empirical results. In 1972 [49], it has been shown that the fixed oxide charge in weak inversion affects the low-field mobility but not in strong inversion when the charges are screened. Lombardi et al. suggested that the fixed charges can be replaced by interface charges with the MOSFET in inversion and then the mobility is affected by Coulomb scattering [43]. It was shown that Coulomb scattering is dominant near the inverted surface of the device when the interface trap density is high near the surface and at low temperatures [44]. Potbhare et al. [45-47] introduced the temperature effect also and a component of high field mobility in their latest model [47], but they also agreed with the Coulomb scattering being dominant near the interface at high interface state densities of greater than  $5 \times 10^{11}/\text{cm}^2\text{eV}$ . The dominant mobility due to Coulomb scattering is inversely proportional to the  $D_{NIT} + D_{it}$  at a given temperature [46]. Therefore, the surface mobility of the 4H-SiC MOSFET can be determined from the known mobility and trap density of the Si MOSFET and the trap density in the 4H-SiC MOSFET. The calculation is shown below:

$$\frac{\mu_1}{\mu_2} = \frac{D_{it2} + D_{NIT2}}{D_{it1} + D_{NIT1}} \quad (4)$$

Since the trap density in 4H-SiC MOSFET is  $30 \times 10^{11}/\text{cm}^2\text{eV}$  after NO annealing [36] which is three times more than the trap densities in Si-MOSFET, where it is  $10 \times 10^{11}/\text{cm}^2\text{eV}$  [50], therefore the FE surface mobility is expected to be three times less in 4H-SiC MOSFET. The High K Metal Gate (HKMG) Si-MOSFET having  $N_2$  annealed  $HfO_2$  with an EOT of 1 nm is recently been shown to have a peak electron mobility of about  $140 \text{ cm}^2/\text{V-s}$  [51]. Therefore, the peak mobility in the 4H-SiC MOSFET is expected to be  $140/3$ , which equals about  $46 \text{ cm}^2/\text{V-s}$ . The observed peak effective mobility of  $37 \text{ cm}^2/\text{V-s}$  and an average effective mobility in our NO annealed collaborative sample is  $33 \text{ cm}^2/\text{V-s}$  [52]. The observed peak field effect (FE) mobility on the 4H-SiC MOSFET in the study of Dhar et al. [53] is  $45 \text{ cm}^2/\text{V-s}$  after NO annealing of the dry oxide grown at  $1150^\circ\text{C}$  on 4H-SiC (0001) oriented Si-face surface, which is consistent with the above observation of peak mobility on HKMG Si MOSFET. This vouches for the mobility relation given by equation (4) above. Since the  $D_{it} + D_{NIT}$  in the GaN MOS devices are of the same order of low  $10^{12}/\text{cm}^2\text{eV}$ , therefore the mobility in the n-channel MOSFET on GaN is also expected to be about  $45 \text{ cm}^2/\text{V-s}$ . Few words about an important parameter of a power MOSFET is mentioned. It is the specific on resistances for the power 4H-SiC MOSFETs. It is of the order of 1-10 milliohms- $\text{cm}^2$  for a 1 KV device and is limited by the resistance of the drift region of the MOSFET [54]. A similar value is obtained for GaN based power MOSFETs also.

A study by Saks and Agarwal [55] has pointed out that for the MOSFETs fabricated on 4H-SiC, the Hall bulk mobility is much larger than the surface effective mobility due to reduced density of free electrons caused by trapping at the interface traps and due to Coulomb scattering. To demonstrate this effect,  $\Delta n_{free}$  and  $\Delta n_{total}$  are compared at room temperature. It is observed that  $\Delta n_{free}$  is about 35% less than  $\Delta n_{total}$  in non-nitrided deposited oxide based 4H-SiC MOSFETs [56] due to trapping of electrons at the interface states. For the nitrided (NO annealed) grown oxide based MOSFETs, the  $\Delta n_{free}$  is only about 10% less than  $\Delta n_{total}$  and about 25% less in nitrided deposited oxide based 4H-SiC n-channel MOSFETs [57]. Also, Arnold et al. [58] have extended the charge sheet model for inversion carriers from Silicon to SiC having incomplete ionisation at 300K. It gives higher carrier densities in inversion at low gate voltages but becomes identical to the

conventional model when the inversion carrier density reaches to low  $10^{12}/\text{cm}^2$  and greater. The above analysis confirms the trapping of electrons and Coulomb scattering phenomenon in 4H-SiC n-channel MOSFETs fabricated on Si-face of (0001) oriented surfaces.

**Table V.** Comparison of mobility of n-channel MOSFETs fabricated on 4H-SiC and 2H-GaN on (0001) and(1120) oriented surfaces.

Device Interfaces	$D_{it}$ at $E_c-0.2$ eV ( $\times 10^{11}/\text{cm}^2\text{eV}$ )	$D_{NIT}$ ( $\times 10^{11}/\text{cm}^2\text{eV}$ )	$D_{it} + D_{NIT}$ $D_{it}$ is throughout the bandgap ( $\times 10^{11}/\text{cm}^2\text{eV}$ )	Comparison of anneals	Surface FE mobility in n-channel MOSFET ( $\text{cm}^2/\text{V-s}$ )	Oxide breakdown field with charges (MV/cm)
As-oxidised on 4H-SiC-Si-face (0001) oriented surface	24	12	24 + 12	poor	5-7	>8
As-oxidised + NO annealing at 1150°C or 1175°C for 2 hrs.	6	24	6 + 24	NO (good)	35-45 35 is effective mobility	$\geq 7.8$
4H-SiC-Si-face (1120) oriented surface, NO annealed interface					90-100	Lower, High density of donor states near VB giving more positive charge in p-type device, thus lowering the oxide breakdown to 5MV/cm..
Deposited CVD oxide on 2H-GaN – Ga-face (0001) oriented surface With and without forming gas annealing at 420°C for 20 min.	20	25	20+25	poor	5-25	Lower, expected, (probably more Nitrogen bonded)
Deposited Oxide/Nitride/oxide or $\text{Al}_2\text{O}_3$ gate dielectric fabricating vertical MOSFETs having a-face (1120) oriented channels.	One order lower			good	Two device examples with 131 and 185	Lower, expected due to excess Nitrogen containing states

The data in Table V does not need much explanation. NO annealing for the 4H-SiC has proven to be useful in reducing interface trap density and increasing the surface mobility up to  $45\text{cm}^2/\text{V-s}$  [52-53]. GaN surfaces have been treated with sulphur, but the interface trap density remains near low  $10^{12}/\text{cm}^2\text{eV}$  order [40-41, 59]. Some research groups have shown low trap density near the CB and higher trap density near the VB along with higher positive fixed charge density of about  $8 \times 10^{12}/\text{cm}^2$  in the p-type device [60]. The GaN MOS device on the a-face has also shown higher mobility of 131 and  $185 \text{ cm}^2/\text{V-s}$  [61-62]. The current discussion is not final but the limited data set analysed informs the author that the GaN is similar to the 4H-SiC with a high density of Nitrogen dangling bonds at about  $40 \times 10^{11}/\text{cm}^2$  and the  $D_{NIT}$  is calculated to be in the low  $10^{12}/\text{cm}^2$  limiting the surface mobility to up to  $25-45 \text{ cm}^2/\text{V-s}$  on the (0001) oriented surface. More research needs to be done in the area of GaN MOS devices to have a clear understanding and trend of trap densities and processing effects to compare favourably or otherwise with the 4H-SiC MOSFETs, particularly for power applications. A technology based article has highlighted the complimentary applications for the power MOSFETs on the two semiconductors. The SiC power MOSFETs are proposed for applications such as Smart grids, railways and HVDC transmission, whereas the GaN power MOSFETs are proposed for applications such as Industry, Power supplies, Consumer electronics, lighting etc. The automobile sector is common to both materials [63].



**Table VI.** Fixed charge density  $N_f$ , and interface trap density  $D_{it}$  at  $E_c-0.2$  eV, at different oxide annealing ambient condition on n-SiC-Si-face MOS device.

n-type MOS Oxide Annealing temperature (°C)	SiC- device, Oxide ambient % O <sub>2</sub>	Annealing	Oxide Annealing Time (minutes)	Fixed charge density, $N_f$ ( $\times 10^{11}/\text{cm}^2$ )	Interface trap density at $E_c-0.2$ eV $D_{it}$ ( $\times 10^{11}/\text{cm}^2\text{eV}$ )
1100	Small parts O <sub>2</sub> in Ar		30	-12(mainly $\text{sp}^2$ C)	24
950	Wet re-ox		3 hrs	-24(adds O)	60
1300	0.001		1	-3(removes $\text{sp}^2$ C)	49
1300	0.1 (like re-ox)		1	-12 (adds O)	49
1500	Pure Ar		1	-24(adds $\text{sp}^2$ C)	62
1500	0.001		1	+12(removes $\text{sp}^2$ C)	24
1500	0.1 (like re-ox)		1	-16 (adds O)	63

**Table VII.** Fixed charge density  $N_f$ , and interface trap density  $D_{it}$  at  $E_c-0.2$  eV, at different oxide annealing ambient conditions on n- and p-4H-SiC-Si-face MOS devices in the order of 1MHz C-V curve shifts.

n-type MOS Oxide Annealing temperature (°C)	SiC- device, Oxide ambient % O <sub>2</sub>	Detected carbon $\text{cm}^{-3}$ for 2 nm interface)	Oxide Annealing Time (minutes)	Fixed charge density, $N_f$ in p-type MOS device ( $\times 10^{11}/\text{cm}^2$ )	Fixed charge density, $N_f$ in n-type MOS device ( $\times 10^{11}/\text{cm}^2$ )	Shift in 1MHz High Frequency C-V curve	Interface trap density at $E_c-0.2$ eV $D_{it}$ ( $\times 10^{11}/\text{cm}^2\text{eV}$ )
1500	Pure Ar	$10^{20}$ ( $2 \times 10^{13}$ )	1		-24(adds $\text{sp}^2$ C)		62
1300	0.001		1		-3(removes $\text{sp}^2$ C)	left	49
1500	0.001	$10^{18}$ ( $2 \times 10^{11}$ )	1		+12(removes $\text{sp}^2$ C, excess Si)	Further left	24
1100	Small parts O <sub>2</sub> in Ar		30	24	-12(mainly $\text{sp}^2$ C, same $D_{it}$ ,	Right	24
1300	0.1 (like re-ox)		1		-12 (adds O, increases $D_{it}$ )	Same as previous	49
1500	0.1 (like re-ox)		1		-16 (adds O, increases $D_{it}$ further)	Further Right	63
950	Wet re-ox		3 hrs	12	-24(adds O, increases $D_{it}$ further	Further right	72

The data presented in Table VI and VII are analysed next. In Table VI it is shown that 1 minute anneal at the same temperature of 1300°C or 1500°C but having larger partial pressure of oxygen (at 0.1%) acts like a re-oxidation process giving higher negative  $N_f$  in the n-type MOS device. Higher negative  $N_f$  represents higher density of near interface traps or  $D_{NIT}$ . Higher temperature of 1500°C also gives higher interface trap density  $D_{it}$ , implying higher concentration of carbon at the interface. The  $N_f$  and  $D_{it}$  data of Table VI which is obtained from the study of Kobayashi et al. [3] is rearranged in Table VII along with the  $N_f$  and  $D_{it}$  data from the study of Chung et al. [17] in the order of left and right shifts of the 1MHz high frequency C-V curves that represents removal of carbon and addition of oxygen at the SiC/SiO<sub>2</sub> interface.  $D_{it}$  is  $8 \times 10^{11}/\text{cm}^2\text{eV}$  at  $E_v + 0.2$  eV as shown in Fig.2 of Williams [4]. Si-C-O-O E' centres in wet re-oxidised SiC MOS sample have one unpaired electron on the Si atom in each one of them. If 1N replaces 1O, then a positive charge is added and an E' centre becomes neutral. The  $N_f$  after NO annealing in n-MOS device therefore becomes zero whereas the positive charge doubles. Carbon is reduced to  $2 \times 10^{11}/\text{cm}^2$  at the interface with 0.001% O<sub>2</sub> ambient at 1500°C for 1 min as presented in Table VII. Since Carbon has 4 valence electrons, each one can contribute to the interface state charge. Therefore, carbon states at the VB edge become  $4 \times 2 \times 10^{11}/\text{cm}^2\text{eV}$  which equals  $8 \times 10^{11}/\text{cm}^2\text{eV}$  as can be seen in Fig.2 of Williams et al. [4]. Similarly, Si-C-O-O correlated bonds have (4+4+2+2) bonded valence electrons equalling 12. Each of them can contribute to the interface state giving  $D_{it}$  of  $12 \times 2 \times 10^{11}/\text{cm}^2\text{eV}$ . This equals  $D_{it}$  of  $24 \times 10^{11}/\text{cm}^2\text{eV}$  near the CB edge at  $E_c-0.2$  eV. This is the minimum  $D_{it}$  achievable. After wet re-oxidation at 950°C for 3 hrs, the  $D_{it}$  is  $72 \times 10^{11}/\text{cm}^2\text{eV}$ . This means that the carbon content has gone up to  $72/12$  equals  $6 \times 10^{11}/\text{cm}^2$  at the SiC/SiO<sub>2</sub> interface. This also means that the volume density at the interface is now  $3 \times 10^{18}/\text{cm}^3$  for a 2 nm interface. It can be concluded that low temperature re-oxidation for a long time of 3hrs tends to increase the carbon density at the interface. The charges in the MOS devices fabricated on n- and p-type (111) oriented Si surface are usually positive and therefore only positive charges obtained on the 4H-SiC MOS devices fabricated on the n- and p- (0001) oriented surfaces are correlated with those in the MOS devices fabricated on Si (111) surfaces. Also, the border traps in Si/SiO<sub>2</sub> and 4H-

SiC/SiO<sub>2</sub> system are correlated. The negative  $N_f$  due to the acceptor traps in the n-type MOS device implies more carbon at the interface even if it is occurring with the addition of oxygen. This can be observed in Table VII, where the higher  $D_{it}$  at  $E_c-0.2$  eV is related to higher negative  $N_f$  values in the n-MOS devices indicating higher carbon content at the interface as explained earlier.

Observing data in Table VII informs the author that if  $D_{it}$  and  $D_{NIT}$  is low near the CB without NO annealing as determined from the n-type MOS device, then the fixed charges  $N_f$  in the p-type MOS device is higher due to higher density of donor states and therefore leakage current and oxide breakdown is lowered for the n-channel MOSFET due to increase in the cathode field for electron tunnelling [31]. The switching states are converted to fixed states. If the  $N_f$  in the p- and n-type devices is observed then it can be concluded that the difference in  $N_f$  is the same at  $36 \times 10^{11}/\text{cm}^2$ .  $N_f$  after oxidation at 1100°C followed by inert Ar anneal for 30 min is  $24 \times 10^{11}/\text{cm}^2$  in the p-type device and  $-12 \times 10^{11}/\text{cm}^2$  in the n-type device. This study by Chung et al. [17] shows that after wet re-oxidation at 950°C for 3 hrs,  $N_f$  in the p-type device reduces to  $12 \times 10^{11}/\text{cm}^2$ , but  $N_f$  in the n-type device increases to  $-24 \times 10^{11}/\text{cm}^2$ , keeping the same difference in  $N_f$  at  $36 \times 10^{11}/\text{cm}^2$ . It has also been observed that reducing  $D_{NIT}$  with high temperature oxidation increases  $D_{it}$  at  $E_c-0.2$  eV, and  $D_{NIT}$  is doubled after NO annealing in the n-type device along with fixed states in the p-type device [36]. It can be inferred from the above observations and analysis that  $N_f$  in the p-type MOS device annealed at 1300°C in 0.001% O<sub>2</sub> as shown in the Table VII will be about  $33 \times 10^{11}/\text{cm}^2$  which will increase the low-field leakage current and high-field tunnelling current and thus lower the breakdown field in the oxide [31]. After NO annealing this  $N_f$  will double to  $66 \times 10^{11}/\text{cm}^2$  in the p-type device increasing the leakage current and lowering the oxide breakdown field further. Observing the 1500°C annealing temperature having 0.1% O<sub>2</sub> in the ambient as shown in Table VII,  $N_f$  in the p-type MOS device would be  $20 \times 10^{11}/\text{cm}^2$  which after NO annealing would double and lower surface mobility and oxide breakdown field in the n-channel MOSFET. N inclusion at the interface is desirable to reduce  $D_{it}$  to much lower levels from the pre-NO annealed state for improving surface effective and field effect (FE) mobility. It seems that wet re-oxidation needs to be done to reduce  $D_{NIT}$  to  $12 \times 10^{11}/\text{cm}^2$  before NO annealing and to keep the density of positive charges in the p-type MOS device to  $12 \times 10^{11}/\text{cm}^2$ . This will increase to  $24 \times 10^{11}/\text{cm}^2$  after NO annealing. Since the charges have been shown to correlate to the Si/SiO<sub>2</sub> system, not much can be done further to increase mobility of n-channel 4H-SiC MOSFET fabricated on Si-face of (0001) oriented surface without sacrificing oxide breakdown field [31]. The window of  $\Delta N_f$  in p-type and n-type MOS device of  $36 \times 10^{11}/\text{cm}^2$  before NO annealing informs the author that not much can be done to reduce this window. If the window is more to the left then the fixed states in the p-type device is higher which increases the leakage current and lowers the oxide breakdown field as explained earlier that the switching states are converting to fixed states [31, 36]. If the window is more to the right, the  $D_{NIT}$  and  $D_{it}$  becomes higher that will reduce the surface mobility in the MOSFET, although the fixed charges due to  $D_{NIT}$  in the n-type device will neutralise by inclusion of N while  $D_{it}$  is reduced by one order throughout the bandgap [4, 17, 64]. It can also be inferred that one-third of the window represents the density of E' centres near the SiO<sub>2</sub>/Si(111) at  $12 \times 10^{11}/\text{cm}^2$  due to the absence of carbon and indicates better interface abruptness [65]. This density closely matches the density of E' centres reported in Fig. 16 of a 1998 review article that promotes MOS/EPR studies [66]. Oxidised Si (111) has donor states in the upper half of the Si band gap also [26]. They therefore show up as positive charge in p-type MOS device and are neutral in n-type MOS device. One data set in Deal's 1967 study shown in Table III (A) of his reference [6], shows  $N_f$  of  $10 \times 10^{11}/\text{cm}^2$  when p-Si (111) is annealed at 550°C in O<sub>2</sub> ambient for 90 minutes. Thermal silicon dioxide on p-Si (100) having an 8.5 nm thickness, has also shown  $D_{NIT}$  of the order of  $12 \times 10^{11}/\text{cm}^2 \text{eV}$  with p-Si in inversion [30]. Now, if  $N_f$  in thin oxide on Si of 1 to 10 nm is  $12 \times 10^{11}/\text{cm}^2$  [50, 67], then they could be coming from NITs in the p-type device on Si as donor states in the form of fixed positive charge. Long-time low temperature re-oxidation results in 'rechargeable' E' centres of the order of low  $10^{12}/\text{cm}^2$ , along with electrically inactive excess Si. Oxidised 4H-SiC Si-face-(0001) has acceptor states in the upper half of the band gap [17, 36]. They therefore show up as negative charges in n-type MOS device. They are neutral when empty in p-type MOS device. N<sub>2</sub>O oxidised 4H-SiC MOS device on (1120) oriented surface shows a high density of donor states near the VB as shown in Fig. 3 of the reference of Noborio et al. [68] as compared to the density on (0001) or (0338) oriented surfaces. These high donor states appear as positive fixed charges in the p-type MOS device. They enhance the cathode field for electron tunnelling in the inverted p-type MOS device as an n-channel MOSFET giving lower oxide breakdown field reported as 5 MV/cm [36]. Forming gas annealing of a MOS device can cause the  $\Delta N_f$  window to become smaller as observed in the study by Yano et al. [28]. This behaviour is elaborated in the author's previous article [2]. The effect of hydrogen passivation and activation of oxygen complexes in a MOS device which are electrically active and inactive has been studied by other research groups also, showing that the effect involves low binding energy of hydrogen of less than 1 eV [69]. This study corroborates the analysis by the author of the reduced  $\Delta N_f$  window in 4H-SiC MOS devices.

#### IV. Conclusion

The calculated  $D_{\text{NIT}}$  on the GaN MOS devices utilising a novel method of observing the low-field leakage current in a MOS device in accumulation, is comparable to those on 4H-SiC MOS devices at  $26 \times 10^{11}/\text{cm}^2\text{eV}$ . The dominant Coulomb scattering in the n-channel MOSFETs causes surface mobility in MOSFETs to be inversely proportional to the total density of traps at or near the surface and at room temperature, giving field effect surface electron mobility on 4H-SiC and GaN MOSFETs of about  $45 \text{ cm}^2/\text{V}\cdot\text{s}$  with nitrated oxides on SiC. The electron trapping at the interface is minimum in nitrated gate oxides on 4H-SiC because of the passivation of interface traps with nitrogen. The oxides formed on the c-face of 4H-SiC having (0001) surface orientation and (1120) surface orientation have a lower breakdown field due to higher fixed charge densities. The planar density of atoms in 2H-GaN and 4H-SiCT (0001) oriented surface is almost same as that on Si (111) surface and therefore close to 70% of the bandgap forms the lower half of the bandgap having donor states. Therefore, the charge densities on these surfaces can be compared. The positive charge density due to excess Si in the wet oxidised/wet re-oxidised/Ar annealed n-type and p-type 4H-SiC MOS device on (0001) oriented Si surface is completely correlated to the positive charge density due to excess Si in the wet oxidised Si MOS device on (111) oriented surface. The density of positive charges in the 4H-SiC MOS device of  $12 \times 10^{11}/\text{cm}^2$  is three times the density of positive charge in the Si-MOS device which is  $4 \times 10^{11}/\text{cm}^2$ . The addition of carbon in the Si-C-O bonded excess Si has two less electrons so as to bring about a three times change in the positive charge density. Similarly, the border trap density in the Si MOS device is correlated to the  $D_{\text{NIT}}$  in the 4H-SiC MOS device. The lower bound on the border trap density in Si MOS devices is  $\sim 3 \times 10^{11}/\text{cm}^2\text{eV}$  that contributes to the electrical response in the MOS devices. This density is about three times less than  $D_{\text{NIT}}$  in the 4H-SiC MOS device at  $12 \times 10^{11}/\text{cm}^2\text{eV}$ . A  $\Delta N_f$  window of  $36 \times 10^{11}/\text{cm}^2$  is observed between the p-type and n-type 4H-SiC MOS device. A left shift of this window through high temperature processing will increase the fixed positive charge density in the p-type MOS device coming from deep traps. It will further increase after the desirable NO annealing. This will result in higher leakage current and lower oxide breakdown field. The switching states convert to fixed states. A right shift of the window causes the  $D_{\text{NIT}}$  to increase, that lowers the surface mobility in the n-channel 4H-SiC MOSFET. Higher interface trap density represent higher carbon content at the SiC/SiO<sub>2</sub> interface. The high temperature annealing of the oxides in the MOS devices at 1300°C or 1500°C in higher low partial pressure of O<sub>2</sub> acts like a re-oxidation anneal which adds oxygen and forms negative acceptor states on n-type MOS devices.

#### References

- [1]. D.T. Emerson, "The work of Jagdish Chandra Bose: 100 years of millimetre-wave research", IEEE Trans. On MTT, 1997;45(12):2267-2273.
- [2]. R.K. Chanana, "Correlated positive charges and deep donor and acceptor "Border" traps in Si and 4H-SiC MOS devices", IOSR-JEEE, 2019;14(4):49-55.
- [3]. T. Kobayashi, K. Tachiki, K. Ito, T. Kimoto, "Reduction of interface state density in SiC (0001) MOS structures by low-oxygen-partial-pressure annealing", Applied Physics Express, 2019; 12: 031001.
- [4]. J.R. Williams, G.Y. Chung, C.C. Tin, K. McDonald, D. Farmer, R.K. Chanana, R.A. Weller, S.T. Pantelides, O.W. Holland, M.K. Das, L.A. Lipkin, L.C. Feldman, "Nitrogen passivation of the interface states near the conduction band edge in 4H-Silicon Carbide", Mat. Res.Soc.Symp. Proc.2001; 640:H3.5.1-H3.5.12.
- [5]. S.M. Sze, "Energy Bands and Carrier Concentration" in Semiconductor Devices Physics and Technology, New York, John Wiley and Sons, 1985, pp.1-29.
- [6]. B.E. Deal, M. Sklar, A.S. Grove, E.H. Snow, "Characteristics of surface state charge ( $Q_{ss}$ ) of thermally oxidized silicon", J. Electrochem. Soc.: Solid State Science, 1967; 114 (3): 266-274.
- [7]. R.R. Razouk, B.E. Deal, "Dependence of interface state density on silicon thermal oxidation process variables", J. Electrochem. Soc., Solid-State Science and Technology, 1979; 126(9): 1573-1581.
- [8]. E.H. Poindexter, "MOS interface states: overview and physicochemical perspective", Semicond. Sci. and Tech. 1989; 4: 961-969.
- [9]. M.J. Uren, J.H. Stathis, E. Cartier, "Conductance measurements on P<sub>b</sub> centres at the (111) Si: SiO<sub>2</sub> interface", J. Appl. Phys. 1996; 80(7): 3915-3922.
- [10]. T. Umeda, G.-W. Kim, T. Okuda, M. Sometani, T. Kimoto, S. Harada, "Interface carbon defects at 4H-SiC (0001)/SiO<sub>2</sub> interfaces studied by electron-spin-resonance spectroscopy", Appl. Phys. Letts., 2018; 113: 061605.
- [11]. V.V. Afanasev, M. Bassler, G. Pensl, M. Schultz, "Intrinsic SiC/SiO<sub>2</sub> interface states", Phys. Stat. Sol. (a), 1997;162: 321.
- [12]. R.K. Chanana, "A new method of calculating charged deep level defects density in doped semiconductors from the band offsets of MIS device interfaces", IOSR-JAP, 2016;8(4): 53-56.
- [13]. R.K. Chanana, "Intrinsic Fermi level and charged intrinsic defects density in doped semiconductors from the band offsets of MIS device interfaces", IOSR-JAP, 2017;9(6): 1-7.
- [14]. N.H. Thoan, K. Keunen, V.V. Afanasev, A. Stesmans, "Interface state energy distribution and Pb defects at Si (110)/SiO<sub>2</sub> interfaces: Comparison to (111) and (100) silicon orientations", J. Appl. Phys. 2011; 109: 013710.
- [15]. N. Balaji, C. Park, S. Chung, M. Ju, J. Raja, J. Yi, "Effects of low temperature anneal on the interface properties of thermal silicon dioxide for silicon surface passivation", J. Nanoscience and Nanotechnology, 2016; 16: 4783-4787.
- [16]. E.H. Poindexter, P.J. Caplan, B.E. Deal, R.R. Razouk, "Interface states and electron spin resonance centres in thermally oxidised (111) and (100) silicon wafers", J. Appl. Phys. 1981; 52(2): 879-884.
- [17]. G.Y. Chung, C.C. Tin, J.H. Won, J.R. Williams, K. McDonald, R.A. Weller, S.T. Pantelides, L.C. Feldman, "Interface state densities near the conduction band edge in n-type 4H-and 6H-SiC", IEEE Aerospace Conference Proceedings, Big Sky MT, 2000;5:409.
- [18]. D.M. Fleetwood, "Border Traps" in MOS devices", IEEE Trans. On Nucl. Sc., 1992;39(2): 269-271.

- [19]. D.M. Fleetwood, P.S. Winokur, R.A. Reber, Jr., T.L. Meinsenheimer, J.R. Schwank, M.R. Shaneyfelt, L.C. Riewe, "Effects of oxide traps, interface traps and "border traps" on metal-oxide-semiconductor devices", *J. Appl. Phys.* 1993;73(10): 5058-5074.
- [20]. R.E. Paulsen, M.H. White, "Theory and application of charge pumping for the characterization of Si-SiO<sub>2</sub> interface and near-interface oxide traps", *IEEE Trans. On ED*, 1994;41(7): 1213-1216.
- [21]. N.L. Cohen, R.E. Paulsen, M.H. White, "Observation and characterization of near-interface oxide traps with C-V techniques", *IEEE Trans. on ED*, 1995; 42(11): 2004-2009.
- [22]. M. Krieger, S. Beljakova, B. Zippelius, V.V. Afanasev, A.J. Bauer, Y. Nanen, T. Kimoto, G. Pensl, "Detection and Electrical characterization of defects at the SiO<sub>2</sub>/4H-SiC interface", *Materials Science Forum*, 2010;645-648:463-468.
- [23]. J.M. Knaup, P. Deak, Th. Frauenheim, A. Gali, Z. Hajnal, W.J. Choyke, "Defects in SiO<sub>2</sub> as the possible origin of near interface traps in the SiC/SiO<sub>2</sub> system: A systematic theoretical study", *Physical Review B*, 2005;72:115323.
- [24]. R. Schorner, P. Friedrichs, D. Peters, D. Stephani, "Significantly improved performance of MOSFET's on silicon carbide using the 15R-SiC polytype", *IEEE Electron Device Letters*, 1999;20(5):241-244.
- [25]. K. Nishiguchi, S. Kaneki, S. Ozaki, T. Hashizume, "Current linearity and operation stability, in Al<sub>2</sub>O<sub>3</sub>-gate AlGaIn/GaN MOS high electron mobility transistors", *Japanese J. Appl. Phys.*, 2017;56:101001.
- [26]. E.H. Nicollian, J.R. Brews, "Experimental evidence for interface trap properties" in *MOS (Metal Oxide Semiconductor) Physics and Technology*, John Wiley and Sons, New York, 1982, pp. 291-314.
- [27]. A. Ekoue, O. Renault, T. Billon, L. Di Cioccio, G. Guillot, "Study of the wet re-oxidation annealing on SiO<sub>2</sub>/4H-SiC (0001) interface properties by AR-XPS measurements", *Materials Science Forum*, 2003;433-436:555-558.
- [28]. H. Yano, F. Katafuchi, T. Kimoto, H. Matsunami, "Effects of wet oxidation/anneal on interface properties of thermally oxidized SiO<sub>2</sub>/SiC MOS system and MOSFET's", *IEEE Trans. On ED*, 1999; 46(3): 504-510.
- [29]. R.K. Chanana, M.E. Zvanut, "Effects of re-oxidation on the electrical properties of wet oxide grown on C-face of 4H-SiC", *The Physics and Chemistry of SiO<sub>2</sub> and the Si-SiO<sub>2</sub> interface-4*, Proceedings, vol. 2000-2, Editors-H.Z. Massoud et al., The Electrochemical Society, pp. 523-528.
- [30]. R.K. Chanana, "Interrelated current-voltage/capacitance-voltage traces based characterisation study on 4H-SiC metal-oxide-semiconductor devices in accumulation and Si device in inversion along with derivation of the average oxide fields for carrier tunnelling from the cathode and the anode", *IOSR-JEEE*, 2019;14(3):49-63.
- [31]. R.K. Chanana, "Issues in current-voltage/capacitance-voltage traces-based MIS characterisation that improves understanding for a better design of n-channel MOSFETs on Si and SiC", *IOSR-JEEE*, 2019;14(3): 1-9.
- [32]. K. Fukuda, M. Kato, J. Senzaki, K. Kojima, T. Suzuki, "4H-SiC MOSFETs on C (0001) face with inversion channel mobility of 127 cm<sup>2</sup>/V-s", *Materials Science Forum*, 2004;457-460:1417-1420.
- [33]. K. Moges, M. Sometani, T. Hosoi, T. Shimura, S. Harada, H. Watanabe, "Sub-nanometer-scale depth profiling of nitrogen atoms in SiO<sub>2</sub>/4H-SiC structures treated with NO annealing", *Applied Physics Express*, 2018, 11:101303.
- [34]. R.K. Chanana, K. McDonald, M. Di Ventra, S.T. Pantelides, L.C. Feldman, G.Y. Chung, C.C. Tin, J.R. Williams, R.A. Weller, "Fowler-Nordheim hole tunnelling in p-SiC/SiO<sub>2</sub> structures", *Appl. Phys. Letts*, 2000;77(16):2560-2562.
- [35]. R.K. Chanana, "Determination of hole effective mass in SiO<sub>2</sub> and SiC conduction band offset using Fowler-Nordheim tunnelling characteristics across metal-oxide-semiconductor structures after applying oxide field corrections", *J. Appl. Phys.*, 2011;109:104508.
- [36]. R.K. Chanana, "High density of deep acceptor traps near the 4H-SiC conduction band limits surface mobility and dielectric breakdown field in an n-channel 4H-SiC MOSFET", *IOSR-JEEE*, 2019;14(4):1-8
- [37]. S. Tyagi, A. Kumar, A. Kumar, "Measurement of Interface trapped charge densities (Dit) in 6H-SiC MOS Capacitors", *International Journal of Advanced Research in Computer and Communication Engineering*, 2015;4(6):468-472.
- [38]. J.P. Ashton, P.M. Lenahan, D.J. Lichtenwalner, A.J. Lelis, M.A. Anders, "Electrically detected magnetic resonance study of barium and nitric oxide treatments of 4H-SiC metal-oxide-semiconductor field-effect transistor", *J. Appl. Phys.*, 2019;126:145702.
- [39]. S.K. Dixit, S. Dhar, J. Rozen, S. Wang, R.D. Schrimpf, D.M. Fleetwood, S.T. Pantelides, J.R. Williams, L.C. Feldman, "Total dose radiation response of nitride and non-nitrided SiO<sub>2</sub>/4H-SiC MOS capacitors", *IEEE Trans. On Nuclear Science*, 2006;53(6):3687-3692.
- [40]. B. Gaffey, L.J. Guido, X.W. Wang, T.P. Ma, "High quality oxide/nitride/oxide gate insulator for GaN MIS structures", *IEEE Trans. On Electron Devices*, 2001;48(3):458-464.
- [41]. D. Bisi, S.H. Chan, X. Liu, R. Yeluri, S. Keller, M. Meneghini, G. Meneghesso, E. Zanoni, U.K. Mishra, "On trapping mechanisms at oxide-traps in Al<sub>2</sub>O<sub>3</sub>/GaN metal-oxide-semiconductor capacitors", *Appl. Phys. Letts.*, 2016;108:112104.
- [42]. X. Liu, J. Kim, R. Yeluri, S. Lal, H. Li, J. Lu, S. Keller, B. Mazumdar, J.S. Speck, U.K. Mishra, "Fixed charge and trap states in in situ Al<sub>2</sub>O<sub>3</sub> on Ga-face GaN metal-oxide-semiconductor capacitors grown by metalorganic chemical vapour deposition", *J. Appl. Phys.*, 2013;114:164507.
- [43]. C. Lombardi, S. Manzini, A. Saporito, M. Vanzi, "A physically based mobility model for numerical simulation of nonplanar devices", *IEEE Trans. On computer-aided design*, 1988;7(11):1164-1171.
- [44]. A. Perez-Tomas, P. Godignon, N. Mestres, J. Millan, "A field-effect electron mobility model for SiC MOSFETs including high density of traps at the interface", *Microelectronic Engineering*, 2006;83:440-445.
- [45]. S. Potbhare, N. Goldsman, G. Pennington, A. Lelis, J.M. McGarrity, "A quasi-two-dimensional depth-dependent mobility model suitable for device simulation for Coulombic scattering due to interface trap charges", *J. Appl. Phys.*, 2006;100:044516.
- [46]. S. Potbhare, N. Goldsman, G. Pennington, A. Lelis, J.M. McGarrity, "Numerical and experimental characterization of 4H-silicon carbide lateral metal-oxide-semiconductor field-effect transistor", *J. Appl. Phys.*, 2006;100:044515.
- [47]. S. Potbhare, N. Goldsman, A. Lelis, J.M. McGarrity, F.B. Maclean, D. Habersat, "A physical model of high temperature 4H-SiC MOSFETs", *IEEE Trans. On Electron Devices*, 2008;55(8):2029-2040.
- [48]. S.M. Sze, "Carrier Transport Phenomenon" in *Semiconductor Devices Physics and Technology*, New York, John Wiley and Sons, 1985, pp.30-69.
- [49]. C.T. Sah, T.H. Ning, L.L. Tschopp, "The scattering of electrons by surface oxide charges and by lattice vibrations at the silicon-silicon dioxide interface", *Surface Science*, 1972;32:561-575.
- [50]. C. Gu, C. Zhou, D.S. Ang, X. Ju, R. Gu, T. Duan, "The role of the disordered HfO<sub>2</sub> network in the high-κ n-MOSFET shallow electron trapping", *J. Appl. Phys.*, 2019;125:025705.
- [51]. W. Tsai, L.A. Ragnarsson, L. Pantisano, P.J. Chen, B. Onsia, T. Schram, E. Cartier, A. Kerber, E. Young, M. Caymax, S. De Gendt, M. Heyns, "Performance comparison of sub 1 nm sputtered TiN/HfO<sub>2</sub> nMOS and p-MOSFETs" *IEEE IEDM*, 2003;pp-311-314.
- [52]. G.Y. Chung, C.C. Tin, J.R. Williams, K. McDonald, R.K. Chanana, R.A. Weller, S.T. Pantelides, L.C. Feldman, O.W. Holland, M.K. Das, J.W. Palmour, "Improved inversion channel mobility for 4H-SiC MOSFETs following high temperature anneals in nitric oxide", *IEEE Electron Device Letters*, 2001;22(4):176-178.

- [53]. S. Dhar, S. Wang, A.C. Ahyi, T. Isaacs-Smith, S.T. Pantelides, J.R. Williams, L.C. Feldman, "Nitrogen and hydrogen induced trap passivation at the SiO<sub>2</sub>/4H-SiC interface", *Materials Science Forum*, 2006;527-529:949-954.
- [54]. A. Saha, J.A. Cooper, "A 1-KV 4H-SiC power DMOSFET optimized for low on-resistance", *IEEE Trans. On Electron Devices*, 2007; 54(10):2786-2791.
- [55]. N.S. Saks, A.K. Agarwal, "Hall mobility and free electron at the SiC/SiO<sub>2</sub> interface in 4H-SiC", *Appl. Phys. Letts*, 2000; 77(20):3281-3283.
- [56]. E. Arnold, D. Alok, "Effect of Interface states on electron transport, in 4H-SiC inversion layers", *IEEE Trans. On Electron Devices*, 2001; 48(9):1870-1877.
- [57]. S. Dhar, S. Haney, L. Cheng, S.-R. Ryu, A.K. Agarwal, L.C. Yu, K.P. Cheung, "Inversion layer carrier concentration and mobility in 4H-SiC metal-oxide-semiconductor field-effect transistors", *J. Appl. Phys.*, 2010;108:054509.
- [58]. E. Arnold, "Charge-sheet model for silicon carbide inversion layers", *IEEE Trans. On Electron Devices*, 1999; 46(3):497-503.
- [59]. Ray-Hua Horng, Ming-Chun Tseng, Dong-Sing Wu, "Surface treatments on the characteristics of metal-oxide semiconductor capacitors", *Crystals*, 2019;9(1):1-9, mdpi.com
- [60]. T. Huang, T. Khan, T. Paul Chow, "Comparison of MOS capacitors on n- and p-type GaN", *J. of Electronic Materials*, 2006; 35(4):726-732.
- [61]. H. Otake, K. Chikamatsu, A. Yamaguchi, T. Fujishima, H. Ohta, "Vertical GaN-based trench gate metal oxide semiconductor field-effect transistors on GaN bulk substrates", *Applied Physics Express*, 2008;1:011105.
- [62]. D. Ji, Chirag Gupta, S.H. Chan, A. Agarwal, W. Li, S. Keller, Umesh K. Mishra, S. Chowdhury, "Demonstrating > 1.4 KV OG-FET performance with a novel double field-plated geometry and the successful scaling of large-area devices", *IEEE IEDM*, 2017; 17:223-226.
- [63]. A. Raciti, S.A. Rizzo, N. Salerno, G. Sussini, C. Buccella, C. Cecati, M. Tinari, "State of the art and emerging solid-state power devices in the perspective of more electric aircraft", *AET 2018-International Annual Conference*, IEEE, 2018; Bari Oct.3-5, 2018.
- [64]. J. Rozen, "Tailoring Oxide/Silicon Carbide Interfaces:NO annealing and beyond", 2013, Chapter 10, Intech , Physics and Technology of Silicon Carbide Devices, <http://dx.doi.org/10.5772/54396>.
- [65]. S.T. Pantelides, G. Duscher, M. Di Ventra, R. Buczko, K. McDonald, M.B. Huang, R.A. Weller, I. Baumvol, F.C. Stedile, C. Radtke, S.J. Pennycook, G. Chung, C.C. Tin, J.R. Williams, J. Won, L.C. Feldman, "Atomic-scale engineering of the SiC-SiO<sub>2</sub> interface", *International Conference on Silicon Carbide and Related Materials, Proceedings*, 1999; Research Triangle Park, North Carolina.
- [66]. P.M. Lenahan, J.F. Conley Jr., "What can electron paramagnetic resonance tell us about the Si/SiO<sub>2</sub> system?" *J.Vac.Sci.Technol.B*, 1998;16(4):2134-2153.
- [67]. N.P. Maity, R.R. Thakur, R. Maity, R.K. Thapa, S. Baishya, "Analysis of interface charge using capacitance-voltage method for ultra-thin HfO<sub>2</sub> gate dielectric based MOS devices", 3<sup>rd</sup> International Conference on Recent Trends in Computing 2015 (ICRTC-2015), *Procedia Computer Science*, 2015;57:757-760.
- [68]. M. Noborio, J. Suda, T. Kimoto, "N<sub>2</sub>O grown oxides/4H-SiC (0001), (0338), and (1120) interface properties characterized by using p-type gate-controlled diodes", *Appl. Phys. Letts.*, 2008;93:193510.
- [69]. S.N. Rashkeev, M. Di Ventra, S.T. Pantelides, "Hydrogen passivation and activation of oxygen complexes in silicon", *Appl. Phys. Letters*, 2001;78(1):1571-1573.

Dr. Ravi Kumar Chanana" The intertwined features of trap charges and surface mobility in the MOS and MOSFET Devices fabricated on elemental Silicon and compound semiconductors such as Silicon Carbide and Gallium Nitride" *IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE)* 14.5 (2019): 52-64.