# Arbiter for Runtime Traffic Permutation Using Multi Stage Switching

Mohan Radha Devi. Palepu<sup>1</sup>, Vijayasanthi. Palepu<sup>2</sup> and Divya. P

Velagapudi Ramakrishna Siddhartha Engineering College, Kanuru, Vijayawada, Andhra Pradesh, India.

**Abstract:** Multi processor system on chip (MPSOC) has been consider as the best candidate for applications such as networking, telecommunication, multimedia, etc. which have need of high computational demand, high performance, flexibility, high energy efficiency and low cost design. Multistage switching networks are best suited for applications which use large number of parallel systems and memories.MPSOCS are well associated with switching networks to perform variety of scientific applications and parallel processing.

The proposed design presents a programmable and configurable arbiter in on chip networks adapted with MPsocs. The network used in design exploits a pipe lined circuit switching scheme associated with dynamic path set up. This scheme is taken to provide guaranteed bandwidth for runtime traffic permutation and it provides dedicated path dynamically under multistage switching networks. The programmable arbiter can be used to increase efficiency of the system by programming with required arbitration schemes. The presence of a multiple scheme arbiter enables us to follow a scheme which is suitable for the application currently using the processor so that efficiency is increased.

*Index terms:* Multistage switching networks, Pipelined circuit switching, Dynamic path setup, Network on chip, MPSOCs, on chip network topology.

# I. Introduction

Multiprocessor on-chip networks have risen in the past decade as an important class of VLSI family. AMPSoC is a on-chip system that combines most or all the components essential for an application that uses different programmable processors as system components. [1] These designs are mainly used where we need high data transfer rates like telecommunication, signal processing etc. Most of the present trends are emerged with switching networks for multiprocessors. These are mainly used in scientific applications for parallel processing.

A multiprocessor system on chip is generally consists of different heterogeneous processing elements those may be distributed heterogeneously. Sometimes MPSoCs involves large amount of memory. Uniprocessor may not provide enough performance. These processors can handle limited number of PEs and small data. For real time applications multiprocessor Socs are compulsory to meet design constraints like power, area etc. MPSocs can reduce energy consumption and saves power. MPSocs are having so many challenges. Software development is the major challenge and this software should be in a position to gain enhanced performance. Each multiprocessor requires its own software development environment. There are different factors need to be considered for MPsocs like design methodologies and hardware architectures (which CPU is used, what processor is used and what interconnect and topology is used. Over the past decade, various research attempts have encouraged primary enhancements. When formerly evolved systems embedded a single processor, the master of the chip, multiple masters must now share the overall control. The first Multiprocessor System on Chip (MPSocs) was developed. They combine several embedded processors, memories and specialized circuitry (accelerators, I/Os) interconnected through a dedicated framework to provide a complete integrated system. Converse to Socs, Mpsocs incorporate two or more main processors heading the application methodology, attaining higher productions[2].

The paper presents a novel design for proposed guaranteed bandwidth arbitration algorithm for arbiter in multi stage switch circuit. The scheme offers better efficiency for the systems which involves large data rates at high speed .The scheme is proposed for multi stage MPSocs by overcoming drawbacks of previous arbitration schemes like round robin and fixed priority schemes. It also offers pipelined circuit switching with dynamic path setup for runtime traffic permutations.

The rest of this paper is organized as follows. Section II presents the overview of multistage switching networks for MPSocs Section III gives the design approach for proposed design, Section IV presents simulation results and analysis, and finally, Section V concludes this paper and outlines the further researches.

# II. Multi Processor System On Chip With Multistage Switch Circuit

Developments in semi conductor technology brought sensational changes in integrated circuit design by scaling down its size. The technology is kept on increasing from single chip, soc and multiple chips. But the services provided by this technology not sufficient because needs and demands are increased. The technology has grown and demands for applications also let the discovery of MPsocs and these has become a major class of VLSI technology. MPSocs have to serve with limited power applications with limited area. MPsocs must fulfill real time deadlines. Mpsocs generally designed with processing Elements, mini architectural blocks and interconnects with particular design parameters [5], [11].

### A. On chip network topology



Fig.1.Proposed on-chip network topology with port addressing scheme

The on chip network topology belongs to clos network topology. It is used for commercial applications and it is best suit for MPsocs to support dynamic changes. It employs pipelining concept combined with dynamic path set up. The dynamic path-setup scheme enables arbitrary traffic permutations in run time. Because of dedicated path by circuit switching, data is guarantee reached to output. No data is missed. The circuitswitching approach offers a guarantee of permuted data. The proposed design involves configuration and programming of Arbiter in switch circuit.

Clos network, also one of the important network topology families. It is more importantly used in MPsocs and each network consists of thousands of nodes. The figure shows a three-stage Clos network is named as f(p, q, r), where q represents the number of inputs in each of r first-stage switches and p is the number of second-stage switches. In order to support a parallelism degree of 16 as in most practical MPSoCs, we proposed to use f(4,4,4) as a topology for the designed network (see Fig 1). The peculiar behaviour of this topology is its rearrangeble property. Depends on our obligation we will lessen number of stages so that we reduce wiring costs there by implementation cost.

# **B** .Common switch architecture and Programmable arbiter

These switches are all same as regular switch construction modelling shown in Fig.4.3. The difference between each switch is each one having different probing algorithms. The switch architecture has three main components: INPUT CONTROLs (ICs), OUTPUT CONTROLs (OCs), an ARBITER, and a CROSSBAR. To save the wiring costs Incoming probes are send through data paths. The ARBITER has two main functions:

- Connection of the Ans\_Outs and the ICs with the Grant bus,
- > As a ref for the solicitations from the Ics.



The IC is used to cheque the output status through status bus when more than one incoming requests are reached at input and requests the ARBITER to connect to the requested OC through the Request bus. The ARBITER cross-connects the corresponding Ans\_Out with the IC through the Grant bus When accepting this request. The programmed ARBITER will apply its pre defined arbitration schemes and it solves the data conflict problem. When connection is happened only one output is selected, where as remaining routes are blocked.

# **Programmable Arbiter**

In the previous design, the switch circuit consists of Arbiter as shown in above figure 2. This arbiter can be programmed and configurable with different arbitration schemes To overcome drawback in the previous system with arbitration schemes ,new design is proposed with new arbitration scheme for better efficiency. The previous schemes are itself are having drawbacks and these schemes are not suitable for all the real time applications.

#### Proposed Arbitration scheme-Guaranteed Bandwidth (GBW) Scheme

In this scheme, all tasks or devices will get access those who put request for grant to communicate with other device. By overcoming drawbacks of above two schemes, means inefficiency in round robin, starvation problem in fixed priority, and this scheme provides better results so that the efficiency is increased

# How this scheme works?

For example, four devices are trying for accessing or communicate with other device. All devices has put request for grant. We first initially assign priorities. Initially the highest priority device gets access. What about other devices? Now the highest priority will get decreased by one value in next clock cycle or after getting first access. This process will continue until to the next highest priority value. Now the second highest priority device will get access. This process will continue to the next highest priority value and so on. In this all the devices will get access those devices put request for grant. So all the drawbacks are overcome and efficiency is increased.

# III. Design For Proposed Arbitration Scheme

Fig 3 shows block diagram of proposed arbitration scheme. When arbitrate signal is high arbitration can be happened. Arbitrate signal is used to programming the all arbiters which are presented in the switch circuit and the current master priority value stored in corresponding address in priority table and also current master value decremented by one value. Master number and priority signals are inputs for Multiplexer. Write signal at input side of Multiplexer is used for programming masters with priorities and it is high while programming. The output write signal is used to write the data and address in priority table. Then the request vector and priorities are logical ANDedbitwisely and the output is given to parallel comparator. The parallel comparator compares all values and gives highest priority signal as output. The actual output of parallel comparator is the priority value. Then only feedback from current master to the multiplexer is possible. The current master will always get access. In this way all devices will get grant to access the data. So that the throughput of system is increased.



Fig.3. Block Diagram for proposed arbitration scheme

# **IV.** Simulation Results

In multistage switching networks there are several stages involved in real time for traffic permutations. These permutations dynamically changes as per availability of path for connection. Here, the network employs a 3x4 on chip switch network topology, each stage having four switches and each switch having four inputs. Any device from input side can send data to any device on output side. For example, any of four devices wants to communicate with same output at output side, for this we need to put high request on signals. The output has to appear at required destination. Initially, arbiters are programmed with priorities for each device or input. In the simulation results, four devices or requests for same output at destination. In the proposed arbitration scheme, the data of four inputs reach the required destination and each device gets access. Efficiency is increased. Verilog HDL language is used for programming and ModelSim are used for simulating the proposed circuit.

The proposed on chip topology is a 3 stage switch circuit. At input side, four switches are present and each switch consists of 4 inputs. So totally there are 16 inputs. To explain arbitration, for example 4 ports are requesting for same output at destination. Since all ports are requesting the same output, the requested address is same. Here it is written as  $0_0^2$ . That means  $0^{th}$  arbitration results

	∮ kojolist ∮ kojolist	fi fi					התתהה	ww
	🖞 log bipogran grivite							
•	🕂 ho biable add	6W	<del>6</del> 10		6601	6602	(shu	6h04
ł	top_binater_runber	ħ	<u>h h</u>	10 18	260  261  262  263	20 20 20 20	(zho (zho (zho (zho	(zho (zhi (zho (zho
ŀ	🖞 hog biprority vale	łr.	h; ht	46 48	(ha   hr ) h6   h8	Ana Anc (Anis (Anis	(Ale (Alt (Al6 (Al6	14a (4r. 146 ) 48
		Maga						
and the second	🖞 htp_bick 🌜 htp birst	in in	ſſ.	nnnn	huhu		mmen	hnn
	🖕 /top_th/program_priorities							
ð	γ lop_blabier_addr	ล์ฟมี	(6h05		sh05	(6107	(5108	(6h09
-	top_ti/naster_number 📢	3h1	<u>(2h0 (2</u> h	1 (2h2 )2h3	(zho (zho )zho (zho	(2h0 (2h1 (2h2 )2h3	(2h0 (2h1 )2h2 )2h3	(260 (261 (262 )
9	/top_bipriority_value	fix	[4ha [4h	c (416 )418	(tha (thc ) 4h6 ) 4h8	(4ha (4ht (4h6 )4h8	(tha (thc )th6 )th8	(tha (thc )th6 )
*	hop_birk hop_birk	h h	ſЛ.		תתתת	nnhnnn	תהתתחת	
1	top bipropan provides	ĥl					ک و دور	
+4	ltop_thiarbiter_addr	5100	ShQa		ihib	filt	ishoi	(6hDe
E	top_binaste_runber	thi 🛛	2h0 (2h1 (2)	2  213	zho (zho (zho )zho	(zho (zho (zho (zho	)zho (zho )zho (zho	(zho (zhi  zhz  zho
<b>#4</b>	top_biprority_value	ła 🛛	tha Arc (4)	6 48	fra   Arc   46   418	(4ta )(4tc )(4t6 )(4t8	Ana (Anc ) Ana (Ana	4ha 4hc 4h6 4h8

Fig.4(a). Arbiters priorities

/top_tb/in0_0	8hyy	Sha4			
/top_d/in1_0	Shyr	Sha8			
/top_th/in3_0	Shyv	Phac			
/top_d/in0_1	ohev	oliac Oliac			
/top_th/int_1	Shyv	onai Ohac			
/top_th/in2_1	8hyy	Sha0			
/top_th/in3_1	8hyy	8'had			
/top_th/in0_2	8hyy	Sha?			
/top_th/in1_2	8hyy	Sha6			
/top_d/in2_2	8hyy	Shaa			
/ton th/in3 2	8'hxx	8'hae			
/top_tb/in0_2	Shry	Sha?			
/top_tb/in1_3	Shyv	Sha7			
/top_th/in2_3	8hyy	Shab			
/top_tb/in3_3	8 <sup>th</sup> xx	8'haf			
lob-mine-o	<b></b>		· · ·	1	
	F1g.4	I(b). Data a	at input po	rts	
/top_tb/req_in0_0	1h0				
/top_tb/req_in2_0	1'h0				
/top_tb/req_in3_0	1h0				
/top_tb/req_in0_1 /top tb/req in1_1	1h0 1h0				
<pre>/top_tb/req_in2_1</pre>	1h0				
/top_tb/req_in3_1	1h0				
/top_tb/req_in1_2	1ħ0				
/top_tb/req_in2_2	1h0				
/top_tb/req_in3_2	1h0				
/top_tb/req_in1_3	1'h0				
<pre>/top_tb/req_in2_3 /top_tb/reg_in3_3</pre>	1h0 1h0				
Fig A(	) Reques	signals for	r the requi	red destinet	ion
r1g.4((	J. Reques	i signais 10	i me requi	reu uestinati	
hop_th/aut0_0_2 8he4	[8ha4 ] 8h00 (8ha0	(8h00 (8hac (8h00	<u>(8ha4 (8h00 )8ha0</u>	) shoo (shac (shoo (sha	94 (8h00 )8ha0
	8100				
🖬 🎸 (tap (b) (o. 13 () 2 () (10)	\$h00				
🛚 👉 (tap_thijout0_1_2 🛛 8/h00	8h00				
100 top_tbjout1_1_2	<u>8h00</u>			<u>ا کے بعر سے</u>	<u>ک کار میں م</u>
	510				
	5100				
hop_th/out1_2_2 8h00	ShOO				
http://top_th/out2_2_2	Sh00				
P / (top_b)out3_2_2 8h00	5100				
	8h00		ک کے ایک		<u>م معاقد المعا</u>
∎ 🎸 (top_th/out2_3_2 8h00	5h00		الله الله الله		_
<b>₽-</b> ∲ hap_th/but3_3_2 8h00	\$500				
	0100		<u>ا الما مع الم</u>		
e-🐓 (top_tb)addr_out0 (4h0	40				
E → hop_bladd_out0 4n0 	410 410 3100 (31a0 (3100 3100	shac (shoo )shas (sh	0 )sha4 (shoo )	sha) jsho) jshac jsho)	15ha8 18h00
	800 (850 (850) 800 (850 (850) 800 800	shac (shoo )shas Ish	0 ) (sha+ ) (sho) )	8ha) (8h0) (8hac (8h0)	18has 18hoo
•         /top_bjedr_out0_0_2         Frei           •         /top_bjeut0_0_2         Sfrei           •         /top_bjeut0_2         Sfrei           •         /top_bjeut2_0_3         Shoo           •         /top_bjeut3_0_3         Shoo	500 500 (Shao (Shao 500 500 500 500	ehex (ehoo )ehaa (eh	0 )shat (sho) )	shao jehoo jehoo	)(fhas )(fhoo)
•         top_bjastr_outj         440           •         top_bjastr_0_2         51x4           •         top_bjastr_0_2         51x0	100         13100           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)           2100         (2140)	afan (Ahoo )afana )ah	0  31+4  3100	stual ]940) ]stuar ]940)	]shaa )shoo
▲         Ang_black_gang         +0	2500         (\$500         \$500         \$	Pix (Ano )And (A	0 )Shet (ShO) )	shan 18900 189ac 18900	) Shadi - ) Shoo
Aro, Diadri and,	500 500 500 500 500 500 500 500	Pisc (\$100 ) (1148 ) (81	0 )894 )890 )	85a) (850)   (87ac - 1850)	18548 19500
6         App. Spinds. add.,	200 (254) (250) 200 (254) (250) 200	ēx (800 )9ai (84	0 (25+4 )2950 )	etaa (etaa) (etaa) (etaa)	1854 19500
b         hp         hp<         hp<	500 500 500 500 500 500 500 500 500 500	đar (200 )đaj (20	0 (894 (860 )	đại (900 ) (đạc ) (đại	384 380
b         hp         hp<         hp< </th <th>200 (260 (250 ) 200 (260 ) 200 ) 2</th> <th>đa (200 )đas (20</th> <th>0 )894 )850 )</th> <th>Sa (900 ) (8<sub>00</sub> ) (900</th> <th>1858 1950</th>	200 (260 (250 ) 200 (260 ) 200 ) 2	đa (200 )đas (20	0 )894 )850 )	Sa (900 ) (8 <sub>00</sub> ) (900	1858 1950
b         hp         hp<         hp<         hp<         hp<         hp< <td< th=""><th>200 550 550 550 550 550 550 550 550 550</th><th>đar (1900 ) đani (191</th><th>0 1894 1890 )</th><th>An 1900 1974 1990</th><th>1996 1990</th></td<>	200 550 550 550 550 550 550 550 550 550	đar (1900 ) đani (191	0 1894 1890 )	An 1900 1974 1990	1996 1990
0         http://dx.sto.du/_         FM           0         http://dx.sto.du/_	200	đar (1900) Jiđaj (191	8 )0++ )050 )	Bu 1900 1904 1900	1966 1960
6/         hg.badgil         64           6/         hg.badgil         64           6/         hg.badgil         66           6/         hg.badgil <t< th=""><th>200 000 000 000 000 000 000 000 000 000</th><th>5κ (800 )/6a (8</th><th>b ]0++ ]050 }</th><th>đại (đạo 18a 18a</th><th>1856 1990</th></t<>	200 000 000 000 000 000 000 000 000 000	5κ (800 )/6a (8	b ]0++ ]050 }	đại (đạo 18a 18a	1856 1990
b         hp         hp<	200	9% (800 )Bai )B 	8 )64 (66 ) 	afun 1990 1990 1990 9 1990 1990 1990 9 1994 1990 1990	18% 19%
64         Ab 2000, 164           64         Ab 2001,13           64         Ab 2001,13           64         Ab 2001,13           65         Ab 2001,13           66         Ab 2001,13           66         Ab 2001,13           67         Ab 2001,13           66         Ab 2001,13           67         Ab 2001,13           68         Ab 2001,13           69         Ab 2001,13           60	200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200           200         200         200         200	Pro (1900 ) (Prod ) (Prod ) (Prod ) (Prod	8 384 1890 3 	Ana 1900 1974 1990 N 1994 1990 (Shai	]894 ]890
0         http://dx.out	200 (50 ) 50 (50 ) 50 (50 ) 50	δηκ (850 )δηα (85 	8 )04 1000 )	An 1997 1994 1999	1956 1950 1956 1958
0         http://dx.out.gl         PA           0         http://dx.out.gl         PA <td< th=""><th>200 000 000 000 000 000 000 000 000 000</th><th>δα (δ0 )δα (δ)    </th><th>2 (94 (64 )95</th><th>84 1900 1966 1960 8 1994 (940 1966)</th><th>1956 1950</th></td<>	200 000 000 000 000 000 000 000 000 000	δα (δ0 )δα (δ)   	2 (94 (64 )95	84 1900 1966 1960 8 1994 (940 1966)	1956 1950
0         http://dx.col.         PA           0         http://dx.col.	200         200           200	ên (80 )êni (8   	8 )64 (660 ) 6 (660 )660 )660 )660	8a 1900 1806 1890 8 1994 1890 1894	1998 1990
0         http://dx.vdu.         Add           0         ht	200         200         200           200         200         200	Pro 1850 ) Bad 185	8 384 1890 3 8 384 1890 3	Ana jahoo jahoo jahoo jahoo N jahoo jahoo jahoo	1994 1990) 1994 1990)
0         http://dx.doi.go         64           0         http://dx.doi.go         64           0         http://dx.doi.go         66           0         http://dx.doi.go         66 <td< th=""><th>200         200</th></td<> <th>69x (600 )69a (65</th> <th>8 )04 1000 ) 1 (600 (600 )04</th> <th>Au 1900 1956 1930 8 1954 (900 1956)</th> <th>1998 1990)</th>	200         200	69x (600 )69a (65	8 )04 1000 ) 1 (600 (600 )04	Au 1900 1956 1930 8 1954 (900 1956)	1998 1990)
0         No. 2013         CH           0         No.2013         CH           0	200 200 200 200 200 200 200 200	δα (800 )δα (81 	8 )0+ 1000 )	84 1900 1966 1990 2 1964 1990 1966	) (P50)
0         http://dx.olim.plant.oli	No.         Stor.         S	9x 180 184 18	8 )64 (66 )6 6 (66 )6	An 1990 1996 1999	1656 165x
6         hg.bs.dtg.l.         64           6         hg.bs.dt.l.         64           6         hg.bs.dt.l.         66           6         hg	200         200           200	Pro 1850 J.Bai J.B - 1850 J.B	8 384 1660 3	An 1900 1974 1990 N 1994 1990 (994)	16na 1900
0         http://dx.doi.org/10         FMH           0         http://dx.doi.org/10         FMH <tr< th=""><th>200         200<th>5% (50) )5% (5) 5% (50) )5% (5) 10% (</th><th>8 )04 1000 )</th><th>Au 1900 1994 1990 8 1994 1990 1996</th><th>1998 1990) 1998 1990 1990 3998</th></th></tr<>	200         200 <th>5% (50) )5% (5) 5% (50) )5% (5) 10% (</th> <th>8 )04 1000 )</th> <th>Au 1900 1994 1990 8 1994 1990 1996</th> <th>1998 1990) 1998 1990 1990 3998</th>	5% (50) )5% (5) 5% (50) )5% (5) 10% (	8 )04 1000 )	Au 1900 1994 1990 8 1994 1990 1996	1998 1990) 1998 1990 1990 3998
64         Ab 200131         Fel           65         Ab 200131         Fel           67         Ab	200         200           200	en 1800 1844 185 1944 1950 1954 195 1944 1950 1950 1954	8 )0+4 1050 ) 2 (500 (554 )04 - (550 )04 - (556 )104	Ru 1900 1900 1900 2 1904 1900 1906	] (9:56 ) (9:56 )
0         http://dx.odu         Add           0         http://dx.odu	No.         Apr.	en 1850 36ne 365 30 36ne 360 30 36ne 360 36ne	8 364 1000 3	nter 1990 - 1990 - 1990 1990 - 1990 - 1990 1990 - 1990 - 1990 - 1990 1990 - 1994 - 1990 - 1990	1656 1656 1650 1656
6         http://dx.udu.         64           6         http://dx.udu.         64           6         http://dx.udu.         66           6         http://dx.udu.		Pro 1850 2858 285 - 2854 2850 2858 285 - 2854 2850 2850 2850	8 304 1000 3 1000 004 1000 3 1000 004 1000 10 1000 004 10 1000 00 1000 000 1000 000 100000 10000000000	ntu 1990 1990 1990 N 1990 (Ano 1990 N 1994 (Ano 1994)	] (hai   (hoi) ] (hai   (hoi) ] (hai)   (hoi) ] (hoi)   (hoi)
64         Abs 2001, 24         64           65         Abs 2001, 25         Abs           67         Abs 2001, 25		Prix [1500 ] 2014 [161 [1644] [16404 ] 161 [1644] [16404 ] 16104 ] [1644] [16404 [16104 ] 16104 ]	8 304 1000 3	Au Jaho Jako Jako Au Jaho Jako Jako Au Jaho Iako Jako Au Jako Jako Jako	] (8-96 ] (9-96) ] (9-96 ] (9-96)
0         http://dx.out		en 1800 ) Bai jek 1900   Bai jek 1900   Bai jeko   jeko 100   Bai jeko   jeko	8 )04 1000 )	Ref 1990 1996 1990 x 1994 (Proc 1990 x 1994 (Proc 1996)	1956 1956
0         http://dx.odu         64           0         http://dx.odu         66           0         http://dx.odu         66 <th>No.         State         S</th> <th>the 1850 384 185 384 1850 384 185 1854 1850 3854 3854 1854 1850 3854 3854 1854 1850 3854 3854</th> <th>8 364 1000 3</th> <th>nter 1990 - 1992 - 1999 N 1994 - 1990 - 1999 N 1994 - 1990 - 1999 N 1994 - 1990 - 1999</th> <th>] (5%) ] (5%)</th>	No.         State         S	the 1850 384 185 384 1850 384 185 1854 1850 3854 3854 1854 1850 3854 3854 1854 1850 3854 3854	8 364 1000 3	nter 1990 - 1992 - 1999 N 1994 - 1990 - 1999 N 1994 - 1990 - 1999 N 1994 - 1990 - 1999	] (5%) ] (5%)
0         box box box         0           0         box box box         0           0         box box box         0           0		Pro (250 ) 254 125		Au Jako Jako Jako Jako Jako Jako Jako Jako	] (hat ] (hot ]
64         Abs 2001, 24         64           65         Abs 2001, 25         64           67         Abs 2001, 25         64 <th></th> <th>Prix [1500 ] 2014 [161 Prix [1500 ] 2014 [161 [1614] [1614] [1614 ] 2014 [1614] [16</th> <th>x 304 1000 1</th> <th>Au Jako Jako Jako Jako Jako Jako Jako Jako</th> <th>] (9-40   3900) ) (9-50   39-50 ] (9-50   39-50)] (9-50   39-5</th>		Prix [1500 ] 2014 [161 Prix [1500 ] 2014 [161 [1614] [1614] [1614 ] 2014 [1614] [16	x 304 1000 1	Au Jako Jako Jako Jako Jako Jako Jako Jako	] (9-40   3900) ) (9-50   39-50 ] (9-50   39-50)] (9-50   39-5
0         http://dx.out         64           0         http://dx.out         64           0         http://dx.out         64           0         http://dx.out         66           0         http://dx.out         66 <td< th=""><th></th><th>en 1800 36nd 36n en 1800 36nd 36n 36nd 36nd 36nd 36nd 19nd 36nd 1000 1000 1000 36nd 5000 1000 1000 1000 1000 1000 1000 1000</th><th>8 )64 1990 ) 8 )64 1990 ) 8 1990   9 1990  </th><th>Ref 1990 1996 1990 x 1994 (Proc 1990 x 1994 (Proc 1996)</th><th>3958 3956</th></td<>		en 1800 36nd 36n en 1800 36nd 36n 36nd 36nd 36nd 36nd 19nd 36nd 1000 1000 1000 36nd 5000 1000 1000 1000 1000 1000 1000 1000	8 )64 1990 ) 8 )64 1990 ) 8 1990   9 1990	Ref 1990 1996 1990 x 1994 (Proc 1990 x 1994 (Proc 1996)	3958 3956
0         No. bind yol, 10           0	No.         Stat.         S	tin 1850 31834 3185 1 318-3 31600 318-4 1 318-3 31600 318-4 10 318-3 (810) 1	8 364 1000 3	niu 1950 1956 1959 a 1954 (hao 1956) ho 1954 1950 1956	1958 1950
0         No. bask out, -         64           0         No. bask out, -         66           0         No		Pro (200 ) 254 105	8 384 1000 3	An Jaw Jaw Jaw N Jaw Kan Kan N Jaw Kan Kan N Jaw Kan Kan N Jaw Kan Kan	1994 1990 1994 1990 1998 1996 1998 1996
64         Abs 2001, 24         64           65         Abs 2001, 25         64           67         Abs 2001, 25         64 <th></th> <th>Proc. (2500 ) 2598 105 Proc. (2500 ) 2598 105 10998 10498 1099 10998 10498 1099 10998 10498 1099 10998 10498 1099 10998 10498 10498 10998 10498 109988 100000000000000000000000000000000</th> <th>x 304 1000 1</th> <th>Au John John John John John John John John</th> <th>] (9-4) ] (9-0) ] ] (9-4) ] (9-0) ] ] (9-5) ] (9-0) ] ] (9-5) ] (9-0) ] ] (9-0) ] (9-0) ] (9-0) ] ] (9-0) ] (9-0) ] (9-0) ] ] (9-0)</th>		Proc. (2500 ) 2598 105 Proc. (2500 ) 2598 105 10998 10498 1099 10998 10498 1099 10998 10498 1099 10998 10498 1099 10998 10498 10498 10998 10498 109988 100000000000000000000000000000000	x 304 1000 1	Au John John John John John John John John	] (9-4) ] (9-0) ] ] (9-4) ] (9-0) ] ] (9-5) ] (9-0) ] ] (9-5) ] (9-0) ] ] (9-0) ] (9-0) ] (9-0) ] ] (9-0) ] (9-0) ] (9-0) ] ] (9-0)
0         http://dx.com/j.com/dx         Prime           0         http://dx.com/dx         Prime           0         htt		State 1850 3.6 state 1.6 state	8 )694 1992 ) 8 )694 1992 ) 8 (993 694 1993 ) 8 (993 694 1993 ) 9 (994 1994 )	бы 1950 1950 1950 2 1954 1950 1950 2 1954 1950 1950 20 1954 1950 1950	) (1548 ) (1540) ) (1548 ) (1540) ) (1540) ) (1540)
0         No. bind.y.d.         No.           0         No. bind.y.d.	No.         Son         Son           Son         Son         Son	tin 1850 318 185 1850 3180 3180 3180 1950 3180	8 364 1000 3 8 364 1000 3 1000 004 1000 3 004 1000 1000 1000 1000 1000 1000 1000	fra 1600 1600 1600 N 1604 1600 1600 Ku 1604 1600 1600	1950 1950
0         No. bask out, 10         00           0         No. bask out, 10         00           0         No. bask out, 10         000           0         No. bask out, 10         000          0         No. bask out, 10         000           0         No. bask out, 10         000         000           0		Pro (200 ) 200 ) Pro (200 ) 200 ) 100 ) 200 ) 200 ) 00 ) 200 ) 200 ) 00 ) 200 ) 200 ) 00 ) 200 ) 200 ) 200 ) 00 ) 200 )		Au 1900 1964 1990 N 1994 1990 (994 50 (994 1990 1994	1998 1990 1998 1990 1998 1996 1999 1996
b         http://dx.doi.00.00000000000000000000000000000000		Pro 1600 Jana Jah		An 1990 1990 1990 N 1994 1990 1990 Sta 2994 2990 1994	1858 1850 1858 1850 1858 1855
64 /nc.bat.201, 64 64 /nc.bat.201, 64 65 /nc.bat.21 /nt 66 /nc.bat.21 /nt 67 /nc.bat.			8 304 1000 3	Au 1990 1992 1990 a 1994 1990 1992 60 1994 1990 1993 60 1994 1990 1994 60 1994 1994 1990 1994 60 1994 1994 1990 1994 60 1994 1994 1990 1994 60 1994 1994 1994 1994 60 1994 1994 1994 1994 60 1994 1994 1994 1994 60 1994 1994 1994 1994 1994 1994 60 1994 1994 1994 1994 1994 1994 1994 60 1994 1994 1994 1994 1994 1994 1994 199	356 3500

V. Conclusion

Heavy traffic permutation in multistage switch circuits is sustained. The design uses a circuit-switching approach combined with dynamic path-setup scheme under a closed network topology. The proposed design offers a configurable and programmable arbiter with different arbitration schemes for arbitrary traffic permutation in runtime and the throughput is increased so that the efficiency of system also improved compared to the earlier design. This design may meet the present real time switching network applications which involves high data rates.

#### References

- Wayne Wolf, Fellow, IEEE, Ahmed Amine Jerraya, and Grant Martin, Senior Member, IEEE, "Multiprocessor System-on-Chip (MPSoC) Technology" IEEE transactions on computer-aided design of integrated circuits and systems, vol. 27, no. 10, october 2008.
- [2]. Lionel Torres, Pascal Benoit, Gilles Sassatelli, Michel Robert University Of Montpellier LirmmUmrCnrs, France Diego Puschini, Fabien ClermidyCea-Leti, Grenoble, France, "An Introduction to Multi---Core System on Chip – Trends and challenges"
- [3]. Phi-Hung Pham, Junyoung Song, Jongsun Park, and Chulwoo Kim, "Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip" IEEE transactions on very large scale integration (VLSI) systems, vol. 21, no. 1, January 2013.
- [4]. V.Prasanna Srinivasan, A.P.Shanthi, "A Survey Of Research And Practices In Multiprocessor System On Chip Design Space Exploration", Journal of Theoretical and Applied Information Technology, Vol. 64 No.1, 10 June 2014
- [5]. Gianluca Palermo, Cristina Silvano, Vittorio ZaccariaPolitecnico di Milano, "An Efficient Design Space Exploration Methodology for Multiprocessor SoC Architectures based on Response Surface Methods", IEEE, 2008.
- [6]. ShekharBorkar, "Thousand Core Chips—A Technology Perspective", Intel Corp, Microprocessor Technology Lab, JF2-04, 2111 NE 25th Ave, Hillsboro, June 4-8, 2007.
- [7]. Hazem Moussa, Olivier Muller, Amer Baghdadi, Michel Jézéquel, "Butterfly and Benes-Based on-Chip Communication Networks for Multiprocessor Turbo Decoding", 2007.
- [8]. Phi-Hung Pham, Student Member, IEEE, Jongsun Park, Member, IEEE, Phuong Mau, and Chulwoo Kim, Senior Member, IEEE, "Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip", IEEE transactions on very large scale integration (VLSI) systems, vol. 20, no. 2, February 2012.
- [9]. Geoffrey Blake, Ronald G. Dreslinski, and Trevor Mudge, "A Survey of Multicore Processors", IEEE Signal Processing Magazine, November 2009.
- [10]. B. Neji, Y. Aydi, R. Ben-atitallah, S. Meftaly, M. Abid, J-L. Dykeyser' "Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA"
- [11]. Sudeeppasricha, NikilDutt, "On-Chip Communication Architectures-system on chip interconnect, 2008.
- [12]. Yuanyuan Yang, Senior Member, IEEE, and Jianchao Wang, Member, IEEE Computer Society, "A Fault-Tolerant Rearrange able Permutation Network", IEEE transactions on computers, vol. 53, no. 4, April 2004.