# **CMOS Design of Low Power High Speed NP Domino Logic**

Uday Kumar Rai<sup>1</sup>, Rajesh Mehra<sup>2</sup>, Deepak Rasaily<sup>3</sup>

ME Scholar1,3 ,Associate Professor2 Department of Electronics and Communication, National Institute for Technical Teachers Training and Research, Sector -26, Chandigarh, 160019

**Abstract :** A low cost design and simple to implement, CMOS NP Domino logic is presented. The NP Domino logic designs require fewer transistors and are compatible with full Domino logic. The performance of NP Domino logic is also better compared to the standard Domino logic implementations. Dynamic domino logic are very good but had many challenges like monotonicity, leakage, charge sharing and noise problems. These problems are totally eliminated in the CMOS NP Domino logic (which is also known as Zipper circuits) without any penalty in performance or silicon area utilization. This paper compares NP Domino logic with static CMOS and domino (dynamic) logic design implementations.

Keywords - CMOS, NP Domino logic, monotonicity, Zipper, static,

## I. INTRODUCTION

Dynamic CMOS circuits had better performance and require less silicon area than conventional static CMOS circuits. There are various dynamic schemes that had been proposed, Domino CMOS, NORA CMOS pipelined logic structures etc.[1][2]. All these design styles employs a single phase clock to drive their circuit's gates, exploiting the full inherent speed of the dynamic gates. The dynamic stage of all Domino CMOS is composed of N logic and eliminates the internal race conditions by using a buffer at the output of every stage that produces only noninverting signal. This problem is solved in NP Domino (Zipper or NORA)[3] circuits which employ a pipelined structure of NP CMOS and clocked CMOS latches. Since NP Domino circuit has no inverter at the output of each stage, it is generally composed of fewer transistors than Domino CMOS circuits. It also offers more logical flexibility by providing both inverting and noninverting signals at the output. The dynamic Domino CMOS circuits also suffer from signal degradation caused by leakage current and charge redistribution. Many alternative solutions like complex clocking, extra transistors or large buffer[2] have been proposed to solve these problems. In this paper, we introduce a CMOS that incorporates all the advantages of Domino CMOS. NP Domino CMOS are immune to the problems of instability and charge-sharing. The area utilization is also better than the Domino CMOS. In the section that follows, we will describe the dynamic CMOS structure and its features and later deal with the performance of NP Domino CMOS logic circuits [4].

### II. LOGIC STYLES

The cascading of dynamic logic from one gate to other gives problem. The precharge "1" state of the first gate causes the second gate to discharge prematurely, before the first gate has reached its correct state as shown in Fig. 3. This uses up the "precharge" of the second gate, which cannot be restored until the next clock cycle, thus there is no recovery from this error. The solution to cascade dynamic logic gates is Domino Logic that inserts an ordinary static inverter between the two stages. Although the inverter has a pMOS (one of the main goals of Dynamic Logic is to avoid pMOS where possible, due to speed), there are two reasons it works well. First, there is no fanout to multiple pMOS; the dynamic gate connects to only one inverter, so the gate is still very fast. Furthermore, since the inverter connects to only nMOS in dynamic logic gates, it too is very fast. Secondly in some types of logic gate the pMOS in an inverter can be made smaller.




Fig. 3 precharge and evaluate waveform




Fig. 4 charge leakage waveform

## III. DOMINO CMOS

Cascading of Domino logic produces ripples to every evaluation stage of the cascaded structure, similar to a domino falling one after the other. Once fallen, the node states cannot return to "1" until the next clock cycle, justifying the name Domino CMOS Logic. It contrasts with other solutions to the cascade problem in which cascading is interrupted by clocks or other means. They have smaller area than the conventional CMOS logic. Higher operating speed is possible as their parasitic capacitance is less and operation is free of glitches. In Domino CMOS charge distribution may be a problem and only non-inverting structure are possible. The precharge and evaluate condition are as follows:

During evaluate if no path exists, then Out remains high via CL (diffusion, wiring and gate capacitance). Once Out is discharged, it cannot be recharged. Therefore, the inputs can make at most one transition during evaluation. The Domino logics are characterized as


#### Properties:

input signals.

- a. The logic function is implemented in the NMOS pull-down network.
- b. The number of transistors is N+2 instead of 2N
- c. It is non-ratioed (noise margin does not depend on transistor ratios).
- d. It only consumes dynamic power.
- e. Faster switching due to reduce internal and down steam capacitance.

The basic diagram for Domino CMOS are shown in Fig. 5

Fix is to restrict the inputs to making only a  $0 \rightarrow 1$  transition during eval.







Fig. 7 precharge and evaluate waveform


### **III. NP DOMINO CMOS**

NP Domino CMOS, called as Zipper [2] logic is shown in Fig. 8. It has two major components: the Zipper Driver and alternate N and P dynamic logic blocks. The Zipper Driver is controlled by a single phase clock that generates strobe signals, which drive all subsequent N-P blocks. During precharge, every output of N block is high and every P block is low. During evaluation, each output of N stage will undergo only one transition from high to low and the output of each stage will undergo only one transition from low to high. This "staggered" fashion in which signals propagate down each stage of the circuit gives rise to the name "Zipper CMOS". The major problem of NP Domino logic circuit is the internal nodes which may share charge with the output node, resulting in false output values in certain situations. The problem can be solved by either inserting extra transistors within each N block and P block that sustain the precharged value of the internal nodes or supply separate clocks to precharge transistor and the access transistor. The better solution is to supply separate clocks to the precharge transistor and the access transistor.



The main purpose of the Low Voltage [5] logic style is to increase the current level for low supply voltages without increasing the transistor widths. The High speed and Low Voltage domino inverter is shown in Fig. 9. The clock signals  $\varphi$  switches from 1 to 0, the circuit is in precharge/recharge phase. During the precharge phase, RP1 turns on and recharges the gate of EN1 to 1. Meanwhile  $\varphi$  switches from 0 to 1 which turns on RN1 and recharges the gate of pMOS transistor P1 to 0. Thus both EN1 and P1 turn on in the precharge phase and precharge the output node Vout to Vdd. Fig. 9a describe the precharge mode of this circuit. In the evaluation phase, clock signals  $\varphi$  and  $\varphi$  switch from 0 to 1 and 1 to 0 respectively. Both recharge transistors RP1 and RN1 switch off which make the charge on nodes Vp and Vn to be floating shown in Fig. 9b. The output node Vout floats as well until we get a transition on the input node. The input signal Vin must be monotonically rising to ensure the correct operation for the N type domino inverter. This can only be satisfied if

- a) input signal Vin is low at the beginning of the evaluation phase, and
- b) Vin only makes a single transition from 0 to 1




(a) Precharge phase (b) evaluate phase

Fig. 9: NP domino inverter : a) precharge phase b) evaluate phase.

#### **IV SCHEMATIC DESIGNS**

Different logics of the NP domino inverter are possible. The inverters can be used to implement AND2 and NAND2 functions by using one of the inputs to set the precharge level. The delay of the gates is dependent on the input delay. The delay of the AND2 and NAND2 gates are less than 10% of a standard complementary inverter for supply voltages 400mV. The typical delay for a NAND2 ULV gate is less than 10% of a CMOS inverter and the delay variation is also significantly less than for complementary CMOS. The delay variation is proportional to the delay, i.e. current level.



### V Conclusion

Different low-voltage NP domino logic has been presented in this paper. The low voltage domino gates logic are high speed, i.e. the delay compared to a static CMOS logic is less than 5% for a supply voltage equal to 320mV. The energy delay product of the proposed low voltage PN Domino is less than 1% relative to the static CMOS logic when the circuits operate at a supply voltage below the threshold voltage of the transistors. The low voltage Domino can be used to design high speed and low voltage Full adders without applying parallel design which reduces both the power and the area.

#### References

- [1] Y. Berg an O. Mirmotahari: "Ultra Low-Voltage and High Speed Dynamic and Static Precharge logic", In Proc. of the 11 th Edition of IEEE Faible Tension Faible Consommation. June 6-8, 2012, Paris, France.
- [2] Lee, Charles M., and ellen W. Szeto. "Zipper CMOS". IEEE Circuit and Device Magazine, 8755-3996/86/0500-0010, 1986
- [3] Chandrakasan A.P. Sheng S. Brodersen R.W.: "Low-power CMOS digital design", *IEEE Journal of Solid-State Circuits, Volume 27, Issue 4, April 1992 Page(s):473 484*
- [4] Verma N. Kwong J. Chandrakasan A.P.: "Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits", IEEE Transactions on Electron Devices, Vol. 55, NO. 1, January 2008 Page(s):163 – 174
- [5] Mahmood, Sohail Musa, and Yngvar Berg."Ultra-Low voltage and high speed NP Domino carry propagation chain", 2013 IEEE Faible Tension Consommation, 2013.
- [6] K. Kotani, T. Shibata, M. Imai and T. Ohmi. "Clocked-Neuron-MOS Logic Circuits Employing Auto-Threshold-Adjustment", In IEEE International Solid-State Circuits Conference (ISSCC), pp. 320-321,388, 1995.
- [7] T. Shibata and T. Ohmi. " A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations", In IEEE Transactions on Electron Devices, vol 39, 1992.
- [8] Yungvar Berg, Omid Mirmothahari "High Speed and Ultra Low Voltage CMOS NAND and NOR Domino gates " *IJECEECE Volumn 6.No.8. 2012*
- [9] Chua-Chin Wang, Chi-Chun Huang, Ching-Li Lee, and Tsai-Wen Cheng, "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic", In IEEE Transactions on very Large Scale Integration (VLSI) Systems, Volume 16, No. 5, May 2008.
- [10] Salendra.Govindarajulu, Dr.T.Jayachandra Prasad, C.Sreelakshmi, Chandrakala, U.Thirumalesh, "Energy Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology", (IJACSA) International Journal of Advanced Computer Science and Applications, Volume 2, No. 4, 2011.
- [11] Jacobus A. Pretorius and Andre T. Salama, "Latched Domino CMOS Logic", IEEE Journal of Solid-States Circuits, Volume SC-21, NO. 4, August 1986
- [12] A Verma, R Mehra, "Design and Analysis of Conventional and Ratioed CMOS Circuit", IOSR Journal of VLSI and signal Processing (IOSR-JVSP)2(2), 25-29.
- [13] V. Choudhary, R. Mehra, "2-Bit Comparator hy Hybridising PTL and Pseudo Logic", International Journal of recent Technology and Engineering (IJRTE), ISSN

#### Author



**Mr. Uday Kumar Rai**: Mr. Uday is currently working as Senior Lecturer in Electronics & communication Engineering Department at Sikkim Polytechnic (Center for Computer and Communication Technology), Chisopani in Sikkim, India since 2003. He is pursuing his ME from ECE Department NITTR, Chandigarh. He has received his Bachelor of Engineering from NIT Bhopal, Madhya Pradesh in the year 1993. Mr. Uday has 19 years of academic and industry experience.



**Dr. Rajesh Mehra:** Dr. Mehra is currently associated with Electronics and Communication Engineering Department of National Institute of Technical Teachers' Training & Research, Chandigarh, India since 1996. He has received his Doctor of Philosophy in Engineering and Technology from Panjab University, Chandigarh, India in 2015. Dr. Mehra received his Master of Engineering from Panjab University, Chandigarh, India in 2008 and Bachelor of Technology from NIT, Jalandhar, India in 1994. Dr. Mehra has 20 years of academic and industry

experience. He has more than 250 papers in his credit which are published in refereed International Journals and Conferences. Dr. Mehra has 55 ME thesis in his credit. He has also authored one book on PLC & SCADA. His research areas are Advanced Digital Signal Processing, VLSI Design, FPGA System Design, Embedded System Design, and Wireless & Mobile Communication. Dr. Mehra is member of IEEE and ISTE.



**Deepak Rasaily** is presently associated with the Department of Electronics and Communication Engineering at Centre for Computer and Communication Technology (CCCT-Govt.Polytechnic) Chisopani, South Sikkim, India as a Senior Lecturer since 2003 to till date. He is ME-Scholar at National Institute of Technical Teachers' Training & Research, Chandigarh, India. He Worked as Project Scientist in the Department of Science and Technology, Govt.of Sikkim prior to Lecturer in CCCT. His areas of interest are PLC and

Robotics, Microprocessors and Microcontroller and Digital Signal Processing.