Series-1 (May - Jun. 2024)May - Jun. 2024 Issue Statistics
- Citation
- Abstract
- Reference
- Full PDF
- Cover Paper
ABSTRACT: The multiplication is one of the most important arithmetic function in Digital signal processing, ALU and various communication systems. The Multiplication method require more hardware resources and more time than other arithmetic and logical circuits such as Addition, Subtraction etc. But the need for fast computation along with low on chip area and the low power dissipation is increased in recent times. In recent years....
Keywords: Vedic Multiplier, 180 nm, Cadence Virtuoso, Transistor count
[1]
M. Durga Madhuri, G. Sweta Sree, D. Raghunadh, G. Panduranga Vittal,And Ch.Suryanarayana5. Implementation Of High Speed Vedic Multiplier. International Journal Of Innovative Science And Research Technology, 2, 2017.
[2]
Ahsan Rafiq, Shabbir Majeed Chaudhry, Kamran Sadiq Awan And Muhammad Usman. An Efficient Architecture Of Modified Booth Multiplier Using Hybrid Adder. In 2021 International Bhurban Conference On Applied Sciences And Technologies (Ib- Cast), Pages 648–656, 2021.
[3]
J. Jayakumar. Design Of Low Power Multiplier Using Cadence Tool. International Journal For Technological Research In Engineering, Volume 3, March-2016.
[4]
V. Rajmohan And O. Uma Maheswari. Low Power Modified Wallace Tree Multiplier Using Cadence Tool. World Engineering& Applied Sciences Journal, L 7, 2016.
[5]
Er. Harjinder Singh, Er. Mandeep Sing And Er. Gaurav Mittal . Design Of Low Power Vedic Multiplier By Using 180nm Technology. Internatonal Journal Of Innovative Research In Technology, 1:25–31, 2014.