Abstract: An Hybrid technique to the circuit implementation of 10-bit analog-to-digital converter(ADC) is proposed. This method demonstrates a simple technique to increase speed of successive approximation ADC's that require as few as 2 comparisons for 10 bit conversion. This technique needs only 1/4th conversion time of conventional successive approximation ADC. The approach divides input range into 256-quantization cells, separated by 255 boundary points; an 8-bit binary code 00000000 to 11111111 is assigned to each cell.
[1]. P.E.Pace, J.L. Schaler, and D.Styer, "Optimum Analog preprocessing for folding ADC's", IEEE Trans. Circuits System- II, Vol.42.pp.825-829, Dec. 95.
[2]. Robert H.Walden, "Analog-to-Digital Converter Survey and Analysis", IEEEJ.Comm. Vol.17, No.4, pp539-549, April 1999.
[3]. B.M.Min. P. Kim.D. Boisvert, and A.Aude, "A 69 mW 10 b 80 MS/s pipelined CMOS ADC," in Dig. Tech. Papers Int. Solid- State Circuits Conf.(ISSCC'03), Feb.2003, pp.324-325.
[4]. S.M.Jamal, F.Daihong, P.J Hurst, and S.H. Lewis, "A 10 b 120 MSample/s time-interleaved analog-to-digital converter with digital background calibration," in Dig. Tech. Papers Int. Solid- State Circuits Conf.(ISSCC 02), Feb. 2002, pp.132-133.
[5]. A Loloee.A.Zanchi, H.Jin, S.Shehata, and E.Bartolome, "A 12 b 80MSps pipelined ADC core with 190mW consumption from 3W 0.18 mm digital CMOS," in Proc. Eur.Solid-State Circuits Conf., Sept. 2002, pp.467-470.
[6]. P.Yu and H.Lee, "A 2.5-V, 12-b, 5-MSample/s, pipelined CMOS ADC," IEEE.J.Solid-State Circuits, vol.31.pp. 1854-1861. Dec. 1996.
