Version-1 (Jan-Feb 2018)
- Citation
- Abstract
- Reference
- Full PDF
- Download Cover Page
ABSTRACT: In Wireless Sensor Nodes due to the resource constraintsthe fast multipliers are preferred for data processing. In this paper, the RSA processor using Vedic multiplication technique is proposed which is capable of achieving considerable speed and with minimum area utilization. The multiplication of two prime numbers is implemented using Nikhilam and UrdvaTriyagbagam multipliers.The results shows that there is good improvement in delay and device utilization usingUrdvaTriyagbagam method. UrdvaTriyagbagamis utilized in Point addition and Point doubling, which are finite field arithmetic of ECC in both prime and binary field. Multipliers are implemented on RSA and ECC over NIST/SECG GF(p) and GF(2m) curves and estimates the algorithms with respect to performance in speed and memory usage.
Keywords: Ellptic Curve Cryptography, FPGA,NikhilamMultiplier, RSA algorithm, Urdva-tiryagbhyam Multiplier, Wireless Sensor Networks
[1]. Antonio de la Piedra, An Braeken, and AbdellahTouhafi. 2012. Sensor Systems Based on FPGAs and Their Applications: A Survey. Sensors (2012), 12, 12235-12264; DOI:10.3390/s 120912235.
[2]. Shaila K, S H Manjula, Thriveni J, Venugopal K R and L MPatnaik,"Resilience Against Node Capture Attack using Asymmetric Matrices in Key Predistribution Scheme in Wireless Sensor Networks ," in International Journal on Computer Science and Engineering, ISSN:0975-3397, vol. 11, no. 3, pp. 31-41, 2011.
[3]. Lata B T, VidyaRao, Sivasankari H, Tejaswi V, Shaila K, Venugopal K R, L M Patnaik, "SEAD: Source Encrypted Authentic Data for WirelessSensor Networks," in International Journal of Engineering Research andDevelopment, e-ISSN: 2278-067X, p-ISSN: 2278-800X, vol. 11, no. 3,pp. 01-16, 2015.
[4]. Can Eyupoglu, "Investigation of the Performance Nikhilam Multiplication algorithm", In Proceeding of the world Conference on Technology, Innovation and Entrepreneurship. Elsevier, Procedia-Social Sciences 195(2015), pp. 1959–1965, 2015.
[5]. Tiwari H.D., Gankhuyag, G., Kim, M. , and Cho, B.: "Multiplier Design Based on Ancient Indian Vedic Mathematics," In Proceedings of the IEEE InternationalConference on SoCDesign, ISOCC, Busan, pp. II-65-II-68,2008..
- Citation
- Abstract
- Reference
- Full PDF
ABSTRACT: Breast cancer is the most commonly diagnosed life threatening cancer in women worldwide. Breast cancer is the leading cause of cancer death among women. Early detection is of great significance and essential to the treatment of breast cancer. Ultrasonography is one of the most widespread imaging modality used to detect and classify abnormalities of the breast. This paper proposes the use of wavelet transform and its coefficients as texture features for the detection of abnormalities in the breast. Gray level co-occurrence matrix is computed from wavelet coefficients at two levels. Principal component analysis and genetic algorithms are used for feature reduction and selection. Support vector machine (SVM) and Naïve Bayes (NB) are used to differentiate benign and malignant lesions. Their performances are evaluated using diagnostic accuracy, sensitivity, specificity, positive predictive value.......
Keywords: Breast lesion, Genetic algorithm, Principal component analysis, Ultrasonography, Wavelet transform.
[1] R. L. Siegel, K. D. Miller, A. Jemal, Cancer statistics, 2017, Cancer J. Clin., 67(1), 2017, 7–30 .
[2] Malvia, S., Bagadi, S. A., Dubey, U. S. and Saxena, S, Epidemiology of Breast Cancer in Indian Women, Asia-Pac J Clin Oncol, 13(4), 2017, 289–295.
[3] C.M.Sehgal, S.P. Weinstein, P.H. Arger, E.F. Conant, A Review of Breast Ultrasound, Journal of Mammary Gland Biology and Neoplasia, 11(2), 2006, 113-123.
[4] H.D.Cheng, J.Shan, W. Ju, y. Guo, L. Zhang, Automated breast cancer detection and classification using ultrasound images: A Survey, Pattern Recognition, 43(1), 2010, 299—317.
[5] D.R. Chen, R.F. Chang, Y.L. Huang, Breast Cancer Diagnosis using Self Organizing Map for Sonography, Ultrasound Med. Biol. 26( 3) , 2000, 405–411.
- Citation
- Abstract
- Reference
- Full PDF
ABSTRACT: Optical Character Recognition (OCR) is a technology that extracts all the text from the images, .pdf documents or scanned files. So OCR converts normal scanned documents text-searchable so to allow content search on the same. Hindi being the national language of India, with such huge population makes document managing and preservation difficult in government sector. Hence, this paper presents an efficient algorithm Fuzzy KNN for recognition of Hindi script characters from printed documents. Optical Character Recognition (OCR) systems developed for the Hindi language carry a very poor recognition rate due to shirorekha as well as joint characters. This paper proposes an OCR.......
Keywords: Optical Character Recognition, Fuzz-KNN, Wavelet Transform.
[1]. Gonzalez R.C and Woods, R.E "Digital Image Processing", Second Edition, Pearson Education, Singapore.
[2]. "Character Recognition System" by Mohammed Cheriet, Nawwwaf Kharma, Chen-Lin Liu, Ching Y.Suen.
[3]. "Design Implementation of OCR to recognize Gujarati script using Template Matching" by Prof. K S Shah, A. Verma.
[4]. "Optical Character Recognition" by Jesse Hansen.
[5]. "Otsu.N, 1979" A threshold selection method from grey level histogram. IEEE. Trans. Sys. Man. And Cyber, 9:62-66.
- Citation
- Abstract
- Reference
- Full PDF
ABSTRACT: This paper proposes efficient constant multiplier architecture based on vertical-horizontal binary common sub-expression elimination (VHBCSE) algorithm based on carry select adder using common Boolean logic and modified full adder for planning a reconfigurable finite impulse response(FIR) channel whose coefficients can progressively change continuously. To plan a proficient reconfigurable FIR channel, as indicated by the proposed modified VHBCSE calculation, 2-bit paired regular sub-articulation end (BCSE) calculation has been connected vertically crosswise over contiguous coefficients on the 2-D space of the coefficient lattice at first, taken after by applying variable-piece BCSE calculation evenly inside every coefficient. This method is fit for lessening.......
Keywords: Index Terms—VHBCSE algorithm, MCM, FIR filter, VLSI design.
[1]. S. J. Darak, S. K. P. Gopi, V. A. Prasad, and E. Lai, "Low-complexity reconfigurable fast filter bank for multi-standard wireless receivers," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 5, pp. 1202–1206, May 2014.
[2]. J. L. Nunez-Yanez, T. Spiteri, and G. Vafiadis, "Multi-standard reconfigurable motion estimation processor for hybrid video codecs," IET Comput. Digit. Tech., vol. 5, no. 2, pp. 73–85, Mar. 2011.
[3]. H. Samueli, "An improved search algorithm for the design of multiplier less FIR filters with power-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1044–1047, Jul. 1989.
[4]. A. G. Dempster and M. D. Macloed, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569–577, Sep. 1995.
[5]. C. Y. Yao, H. H. Chen, T. F. Lin, C. J. Chien, and C. T. Hsu, "A novel common subexpression elimination method for synthesizing fixed-point FIR filters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 11, pp. 2215–2221, Nov. 2004.
- Citation
- Abstract
- Reference
- Full PDF
ABSTRACT: As we observe, that with the evolution of technology, devices are scaling down from time to time, which leades to reduction in the the length of the channel of the MOSFET, giving importance to speed of operation. This paper consist of designing 6T SRAM cell, along with its READ and WRITE operations which operates at high speed consuming less power. The SRAM cell is simulated and the graphs for READ and WRITE operations and respective power results are presented.The tool used for designing of 6T SRAM cell is Tanner Tool which operates at 250nm technology and 2.5volts as supply voltage.
Keywords: SRAM, Read,Write,Tanner,250nm.
[1]. K. Dhanumjaya, Dr. MN.Giri Prasad, Dr. K.Padmaraju, Dr. M.Raja Reddy "Low Power and Improved Read Stability Cache Design in 45nm Technology" International Journal of Engineering Research and Development, Volume 2, Issue 2 (July 2012), PP. 01-07.
[2]. Neil H.E. weste & David Money Harris "CMOS VLSI Design: A Circuits and Systems Perspective"
ISBN: 0321149017/9780321149015Third edition, Pearson Education, 2005.
[3]. G. Shivaprakash1* and D. S. Suresh2"Design of Low Power 6T-SRAM Cell and Analysis for High Speed Application", Indian Journal of Science and Technology, Vol 9(46).
[4]. Abhishek Agal et al Int. Journal of Engineering Research and Applications "6T SRAM Cell: Design And Analysis", ISSN : 2248-9622, Vol. 4, Issue 3( Version 1), March 2014, pp.574-577.
- Citation
- Abstract
- Reference
- Full PDF
ABSTRACT: Review basic MOS single-stage amplifier topologies and perform comparative DC analysis in order to determine for each topology the pair: (maximum input voltage swing, amplification). The results will be used in following works for the design of more advanced circuits such as differential amplifiers, current sources and operational amplifiers.
Keywords: integrated analog design, single-stage amplifier, dc-analysis, voltage-swing, amplification
[1]. B. Razavi, Design of Analog CMOS Integrated Circuits, 2nd Edition (McGraw-Hill, 2016).
[2]. F. Maloberty, Analog Design for CMOS VLSI Systems, (Kluwer Acedemic Publishers, 2001).
[3]. http://www.designsoftware.com.
- Citation
- Abstract
- Reference
- Full PDF
ABSTRACT: Neuromorphic circuits and systems are mixed analog and digital hardware implementations of biological networks. The Neurons and Synapses form the basic building blocks of these networks analogous to their biological counterparts. The analog VLSI implementation of neuron and synapse circuits with devices working in subthreshold regime ensure compactness and low power consumption in these circuits. The use of advanced technologies of MOSFETs has further improved the area and power efficiencies of the neuromorphic circuits. In this work, we have implemented a Static Excitatory Synapse circuit and an Integrate and Fire Neuron circuit in 180nm technology.............
Keywords: Carbon Nanotube,Neuromorphic, Neuron, Synapse.
[1]. Carver Mead, Analog VLSI and Neural Systems (Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1989).
[2]. A.Joubert, B. Belhadj, O. Temam,and R. H´eliot,Hardware spiking neurons design: analogor digital,Proc. The 2012 International Joint Conference on Neural Networks, Brisbane, QLD, Australia, July 2012. DOI: 10.1109/IJCNN.2012.6252600.
[3]. John E. Hall, Guyton & Hall textbook of Medical Physiology (Elsevier Inc. ISBN: 978-81-312-3019-0).
[4]. L. F. Abbott, Lapicque's introduction of the integrate-and-fire model neuron,Brain Research Bulletin, Elsevier Science Inc., 50 (5/6),1999,303–304.
[5]. A. L. Hodgkin, A. F. Huxley, A quantitative description of membrane current and its application to conduction and excitation in nerve' Journal of Physiology, 117, 1952, 500 –544.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | MOSFET EKV Verilog-A Model Implementation in Genesys |
Country | : | Greece |
Authors | : | George P. Patsis |
: | 10.9790/4200-0801017386 |
ABSTRACT: A simple version of the EKV MOSFET model is implemented in Verilog-A and tested in Keysight's Genesys software suite. The basic physics of the model is briefly presented and the process of model development in Verilog-A and its integration into the software's library is discussed in detail. The aim of this work is to present the advantages of analog modeling with hardware description languages, especially when developing nonlinear device models, and to show some tools to accomplish such a task.
Keywords: MOSFET model, EKV, Verilog-A, Genesys simulator
[1] . C. C. Enz, F. Krummenacher, E. A. Vittoz, An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated
to Low-Voltage and Low-Current Applications,Analog Integrated Circuits and Signal Processing, 8, 1994, 83-114.
[2] . A. S. Bazigos, Implementation of EKV MOSFET model in Verilog-A, degree thesis, National Technical University of Athens, 2003.
[3] . C. C. Enz, E. A. Vittoz, Charge-based MOS Transistor Modeling. The EKV model for low-power and RFIC design, Wiley, 2006.
[4] . M. Bucher, C. Lallement, C. Enz, F. Theodoloz, F. Krummenancher, The EPFL-EKV MOSFET Model Equations for Simulation,
Technical Report, Model Revision 2.6, 1997.